

PIO 01

Peripheral Input Output TTL

TECHNICAL MANUAL

Standrad Eurocard format 100x160 mm; interface to **ABACO**[®] **Industrial BUS**; **96** TTL I/O signals; **twelve** 8 signals parallel ports managed by four **PPI 82C55**; **6** standard **ABACO**[®] I/O **20 pins** connectors; **watch dog** circuitery capable to work in astable and monostable mode and intervent time settable between **1 msec** and **16,50 sec** through jumper and trimmer; LED to signal watch dog circuitery activation; **wait** circuitery to introduce **3**, **5** or **8** wait cycles in I/O operations; selection of I/O mapping through **2 dip switches** on board; addressing space taken as low as 16 contiguous bytes; management of address BUS **8** or **16÷20** bits wide, selectable through jumpers; direct interface to the field modules type **FBC**, **OBI**, **RBO**, **TBO** or **XBI**; direct inferface to the parallel operator panels **QTP 24P** and **QTP 16P**; unique power supply +**5Vdc**



DOCUMENTATION COPYRIGHT BY grifo[®], ALL RIGHTS RESERVED

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, either electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written consent of **grifo**[®].

IMPORTANT

Although all the information contained herein have been carefully verified, **grifo**[®] assumes no responsability for errors that might appear in this document, or for damage to things or persons resulting from technical errors, omission and improper use of this manual and of the related software and hardware.

grifo[®] reserves the right to change the contents and form of this document, as well as the features and specification of its products at any time, without prior notice, to obtain always the best product.

For specific informations on the components mounted on the card, please refer to the Data Book of the builder or second sources.

SYMBOLS DESCRIPTION

In the manual could appear the following symbols:



Attention: Generic danger

Attention: High voltage

Trade Marks

GPC[®], **grifo**[®] : are trade marks of **grifo**[®]. Other Product and Company names listed, are trade marks of their respective companies.

GENERAL INDEX

INTRODUCTION	1
CARD VERSION	1
GENERAL DESCRIPTION	2
ADDRESSING AND INTERFACEMENT	4
CONTROL LOGIC	4
WATCH DOG	4
WAIT STATE GENERATOR	4
TTL I/O LINES	5
TECHNICAL FEATURES	6
GENERAL FEATURES	6
PHYSICAL FEATURES	6
ELECTRIC FEATURES	7
INSTALLATION	8
CONNECTIONS	8
CN1 - PORT B OF PPI 82C55 SECTIONS 1 AND 2 CONNECTOR	8
CN5 - PORTS A AND C OF PPI 82C55 SECTION 1 CONNECTOR	10
CN3 - PORTS A AND C OF PPI 82C55 SECTION 2 CONNECTOR	12
CN2 - PORT B OF PPI 82C55 SECTIONS 3 AND 4 CONNECTOR	14
CN6 - PORTS A AND C OF PPI 82C55 SECTION 3 CONNECTOR	16
CN4 - PORTS A AND C OF PPI 82C55 SECTION 4 CONNECTOR	17
K1 - ABACO [®] BUS CONNECTOR	18
VISUAL FEEDBACK	20
POWER SUPPLY	20
BOARD CONNNECTIONS	20
RESET CIRCUITRY	20
JUMPERS	21
6 PINS JUMPER	21
2 PINS JUMPERS	22
3 PINS JUMPERS	22
8 PINS JUMPERS	24
WAIT STATE GENERATOR	24
RESET AND WATCH DOG	25
DIGITAL I/O INTERFACES	26
HARDWARE DESCRIPTION	27
BOARD MAPPING	
INTERNAL REGISTERS ADDRESSING	30
PERIPHERAL DEVICES SOFTWARE DESCRIPTION	31
WATCH DOG	31
PPI 82C55	31

(-abaco_●•)(bu/)	- grifo [®] ITALIAN TECHNOLOGY
EXTERNAL CARDS	
BIBLIOGRAPHY	
APPENDIX A: ELECTRIC DIAGRAMS	S A-1
APPENDIX B: ON BOARD COMPONE	CNTS DESCRIPTION B-1
APPENDIX C: ALPHABETICAL INDE	XC-1

FIGURES INDEX

FIGURE 1: BLOCK DIAGRAM	ģ
FIGURE 2: COMPONENTS MAP 7	'
FIGURE 3: CN1 - PORT B OF PPI 82C55 SECTIONS 1 AND 2 CONNECTOR	j
FIGURE 4: PPI 82C55 SECTIONS 1 AND 2 BLOCK DIAGRAM)
FIGURE 5: CN5 - PORTS A AND C OF PPI 82C55 SECTION 1 CONNECTOR 10)
FIGURE 6: CONNECTORS, DIP SWITCHES, LED AND TRIMMER LOCATIONS 11	
FIGURE 7: CN3 - PORTS A AND C OF PPI 82C55 SECTION 2 CONNECTOR 12	
FIGURE 8: CARD PHOTO	ģ
FIGURE 9: CN2 - PORT B OF PPI 82C55 SECTIONS 3 AND 4 CONNECTOR 14	,
FIGURE 10: PPI 82C55 SECTIONS 3 AND 4 BLOCK DIAGRAM	,
FIGURE 11: CN6 - PORTS A AND C OF PPI 82C55 SECTION 3 CONNECTOR 16)
FIGURE 12: CN4 - PORTS A AND C OF PPI 82C55 SECTION 4 CONNECTOR 17	'
FIGURE 13: K1 - ABACO® BUS CONNECTOR 18	,
FIGURE 14: VISUAL FEEDBACK TABLE)
FIGURE 15: JUMPERS SUMMARIZING TABLE 21	
FIGURE 16: 6 PINS JUMPERS TABLE	
FIGURE 17: 2 PINS JUMPERS TABLE	ł
FIGURE 18: 3 PINS JUMPERS TABLE	i
FIGURE 19: JUMPERS LOCATION	į
FIGURE 20: 8 PINS JUMPERS TABLE	,
FIGURE 21: INTERNAL REGISTERS ADDRESSING TABLE)
FIGURE 22: POSSIBLE CONNECTIONS DIAGRAM	,
FIGURE A1: IAC 01 ELECTRIC DIAGRAM	
FIGURE A2: KDx x24 ELECTRIC DIAGRAM A-2	
FIGURE A3: QTP 16P ELECTRIC DIAGRAM A-3	ģ
FIGURE A4: QTP 24P ELECTRIC DIAGRAM - PART 1 A-4	ļ
FIGURE A5: QTP 24P ELECTRIC DIAGRAM - PART 2 A-5	í



- 🕞

INTRODUCTION

The use of these devices has turned - IN EXCLUSIVE WAY - to specialized personnel.

The purpose of this handbook is to give the necessary information to the cognizant and sure use of the products. They are the result of a continual and systematic elaboration of data and technical tests saved and validated from the manufacturer, related to the inside modes of certainty and quality of the information.

The reported data are destined- IN EXCLUSIVE WAY- to specialized users, that can interact with the devices in safety conditions for the persons, for the machine and for the environment, impersonating an elementary diagnostic of breakdowns and of malfunction conditions by performing simple functional verify operations, in the height respect of the actual safety and health norms.

The informations for the installation, the assemblage, the dismantlement, the handling, the adjustment, the reparation and the contingent accessories, devices etc. installation are destined - and then executable - always and in exclusive way from specialized warned and educated personnel, or directly from the TECHNICAL AUTHORIZED ASSISTANCE, in the height respect of the manufacturer recommendations and the actual safety and health norms.

The devices can't be used outside a box. The user must always insert the cards in a container that rispect the actual safety normative. The protection of this container is not threshold to the only atmospheric agents, but specially to mechanic, electric, magnetic, etc. ones.

To be on good terms with the products, is necessary guarantee legibility and conservation of the manual, also for future references. In case of deterioration or more easily for technical updates, consult the AUTHORIZED TECHNICAL ASSISTANCE directly.

To prevent problems during card utilization, it is a good practice to read carefully all the informations of this manual. After this reading, the user can use the general index and the alphabetical index, respectly at the begining and at the end of the manual, to find information in a faster and more easy way.

CARD VERSION

This handbook makes reference to boards version **030392** and following ones. The validity of the information contained in this manual is subordinated to the card version, so the user must always verify the correct correspondence between the notations. On the card the release number is present in more points both on printed diagram (serigraph) and printed circuit (for example near connector CN3 on the component side).



GENERAL DESCRIPTION

6u*s*

abaco

PIO 01 (Peripheral Input Output TTL) is a powerful peripheral card featuring the standard Eurocard format and interfacace to **ABACO**[®] industrial BUS. This digital peripheral card implements 96 TTL I/O lines and can be driven through one of the numerous **GPC**[®] serie intelligent cards produced by **grifo**[®].

- arifo®

On board are installed four section each of which manages 24 TTL I/O lines, such lines are available on six comfortable standard **ABACO**[®] I/O 20 pins connectors.

The on board hardware provides TTL I/O lines; should the user need a different modality of interfacement then he/she can take advantage of a complete serie of signals adaptation modules, such the **RBO**, **TBO**, **OBI** or **XBI** series modules.

These **BLOCK** family modules can realize most of the common interfacement combinations used in industrial environment.

The intelligent control board (**GPC**[®] serie) is encharged with setting the employ mode of all the lines so it must decide also their directionality. To read the inputs and to set the outputs it is enough to perfrom simple read and write operations to bytes.

The 96 I/O lines can be managed simply as parallel ports or can be programmed to work in more sophisticated ways. The four PPI 82C55, that perform the hardware management of the lines, can be programmed to work in many different modalities, allowing the user to deal with several kinds of problematics.

The board also features a Watch Dog circuitery which can reach the intelligent control board directly through the **ABACO**[®] BUS. An opportune management of this section allows to increase the security of all the system.

When a **Power-On** or a **Reset** occours **PIO 01**, by means of a specific cirucitery, configures all the 96 lines as inputs, to warrant the absence of uncertainty about the initial status.


The board takes only 16 bytes of addressing space and can operate on a BUS that features 8 or 16÷20 bits of address word; configuration is made through comfortable jumers.

PIO 01 is the ideal component to employ for all the system automation problems where it is required to manage a high number of logical inputs and outputs or wherever a very high number of TTL lines is needed.


Overall features of PIO 01 are:

- Standard Eurocard format 100x160 mm

- Interface to ABACO® Industrial BUS
- 96 TTL I/O signals
- Twelve 8 signals parallel ports managed by four PPI 82C55
- 6 standard ABACO[®] I/O 20 pins connectors
- Watch dog circuitery capable to work in astable and monostable mode and intervent time settable between 1 msec and 16,50 sec through jumper and trimmer
- LED to signal watch dog circuitery activation
- Wait circuitery to introduce 3, 5 or 8 wait cycles in I/O operations
- Selection of I/O mapping through 2 dip switches on board
- Addressing space taken as low as 16 contiguous bytes
- Management of address BUS 8 or 16÷20 bits wide, selectable through jumpers
- Direct interface to the field modules type FBC, OBI, RBO, TBO or XBI
- Direct inferface to the parallel operator panels QTP 24P and QTP 16P
- Unique power supply +5Vdc







Here follows a description of the board's functional blocks, with an indication of the operations performed by each one.

To easily locate the blocks and their interconnection please refer to figure 1.

ADDRESSING AND INTERFACEMENT

This section manages the information interchange between control logic and external **GPC**[®] control cards through **ABACO**[®] BUS. In detail, each byte read or written passes through this section, that also provides the I/O board mapping two dip swithces called DIP1 and DIP2. Please remark that this section can be configured to address **PIO 01** in a 256 bytes or 64÷1024 Kbytes I/O addressing range. The **ABACO**[®] **Industrial BUS** interfacement has been designed anticipating an 8 bits data path. For further information please refer to the chapters dedicated to hardware and software description.

CONTROL LOGIC

This section generates all the chip select signals essential to access the **PIO 01** on board peripherals. It allows the programmer to reach the board devices and check their status, read the digital inputs and outputs, etc.

The control logic interfaces to **ABACO[®] Industrial BUS** through the addressing and interfacement section, the BUS connection allows an easy software management of all the sections. For further information please refer to the chapter dedicated to software descritption.

WATCH DOG


PIO 01 is provided with one sophisticated watch dog circuit that acts directly to the **ABACO**[®] BUS and can reset the intelligent control card at programmable time intervals, if not retriggered. Watch dog circuit is used when the user wants to exit from endless loops or to reset anomalous conditions not estimated by application program. The watch dog can be astable or monostable, with intervention time selectable between 1msec up to 16.50 sec through jumper and trimmer. By software the user can perform a complete management of the device, using specific registers. This circuitery gives to the board an extremly high degree of safety. For further information please refer to the chapters dedicated to hardware and software description.

WAIT STATE GENERATOR

The sophisticated wait state generator installed on **PIO 01** intervents directly to **ABACO**[®] BUS and allows to insert a programmable number of wait states whenever **PIO 01** performs an I/O operation. A set of comfortable jumpers allow to decide the configuration of this circuitery (number of wait states and activation or deactivation).

The main purpose of this section is to allow to use **PIO 01** also matched with very fast CPU boards, and so to increase its versatility.

Rel. 5.00



TTL I/O LINES

This section, based on four PPI 82C55, manages 96 TTL I/O lines divided in twelve 8 bit parallel ports. The lines direction is software settable at byte or nibble level. The software management is performed through 16 registers that control directly the four devices.

The 96 I/O lines are available on six standard **ABACO®** I/O 20 pins connectors for the direct connection to the several modules, provided with the same kind of connector, which allow to manage transistor or relay outputs, optocoupled inputs, operator interface devices like keyboards or displays, printers, etc.

The four PPI 82C55 can also be programmed to implement sophisticated parallel high speed data transfer protocols, to connect to systems provided with compatible interfaces.

For further informations about the above described device, plese refer to the manifacturer documentations or to appendix B of this manual.

-abaco	<u> </u>	®	Б	u	2
		• • •	_	•	• /

TECHNICAL FEATURES

GENERAL FEATURES

On board resources:	 96 programmable Input/Output TTL (4 PPI 82C55) 1 Watch dog (astable or monostable) 1 Wait state generator 2 Dip-switches with 8 pins to set I/O address
BUS implemented:	ABACO [®] industrial 8 bits wide data path.
Bytes of addressing space:	Selectable between 256 bytes and 64÷1024 Kbytes
Bytes taken:	16
Watch dog intervent time:	Settable between 1 msec and 16.50 sec Set to about 1 sec in test phase
Number of wait state insertable:	Selectable amongst 3, 5 or 8
On board peripherals:	PPI 82C55

PHYSICAL FEATURES

Size:	Standard EUROCARD format 100x160 mm	
Weight:	160 g	
Connectors:	K1: DIN 41612 64 pins M 90° A+C type C CN1: Low profile 20 pins vertical M CN2: Low profile 20 pins vertical M CN3: Low profile 20 pins vertical M CN4: Low profile 20 pins vertical M CN5: Low profile 20 pins 90° M CN6: Low profile 20 pins 90° M	
Temperature range:	from 0°C to 70° C	
Relative humidity:	20% up to 90% (without condensate)	

	grifo [®] ————————————————————————————————————
ELECTRIC FEATURES	
Power supply voltage:	$+5 \text{ Vdc} \pm 5\%$
Current consumption:	140 mA
Current for TTL lines driving:	Max 2,5 mA each line
Voltage level of TTL lines:	0 V (low level); +5 Vdc (high level)




FIGURE 2: COMPONENTS MAP





INSTALLATION

In this chapter there are the information for a right installation and correct use of the board. The user can find the location and functions of each connectors, trimmers, jumpers and some explanatory diagrams.

grifo®

CONNECTIONS

The board has seven connectors that can be linkeded to other devices or directly to the field, according to system requirements. In this paragraph there are connectors pin outs, a short signals description (including the signals direction) and connectors location, plus some figures that describe how the interface signals are connected on the card.

To easily locate the connectors please refer to figure 6.

CN1 - PORT B OF PPI 82C55 SECTIONS 1 AND 2 CONNECTOR

CN1 is a 20 pins low profile vertical male 2.54 mm pitch connector.

On connector CN1 are available the 16 I/O digital lines managed through port B of PPI 82C55 belonging to sections 1 and 2. Any parameter of this device (like signals direction, data management mode, etc.) is completely software definible by programming the device itself. All signals are at TTL level and follow the standard I/O **ABACO**[®] pin-out.

	r		
<u>PPI 1 PB.1</u>	-10	2 o	PP <u>I</u> 1 <u>P</u> B <u>.0</u>
<u>PPI 1 PB.3</u>	$-\frac{3}{0}$	4 o	PPI1_PB.2
<u>PPI_1 PB.5</u>	5	6 0	PP <u>I</u> 1 <u>P</u> B <u>.4</u>
<u>PPI_1 PB.7</u>	7	8 o – -	PP <u>I</u> 1 <u>P</u> B. <u>6</u>
<u>PPI 2 PB.6</u>	-]-0	10 o	PPI 2 PB.7
<u>PPI 2 PB.4</u>	-11 -0	12 o	<u>PPI 2 PB.5</u>
<u>PPI_2 PB.2</u>		14 o	PP <u>I 2 P</u> B. <u>3</u>
<u>PPI 2 PB.0</u>	15 - 0	16 0	PPI 2 PB.1
<u>GND</u>	-17 - 0	18 0 – -	+5_Vdc
<u>GND</u>	0	20 o	<u> </u>

FIGURE 3: CN1 - PORT B OF PPI 82C55 SECTIONS 1 AND 2 CONNECTOR


Signals description:


PPI 1 PB.n	= I/O - n-th digital TTL signal of section 1 PPI 82C55 port B
PPI 2 PB.n	= I/O - n-th digital TTL signal of section 2 PPI 82C55 port B
+5 Vdc	= O $-+5$ Vdc power supply
GND	= - Digital ground
N.C.	= - Not connected

—— grifo[®] –

●®`

)(bu*x*)









CN5 - PORTS A AND C OF PPI 82C55 SECTION 1 CONNECTOR

CN5 is a 20 pins low profile 90° male 2.54 mm pitch connector.

On connector CN5 are available the 16 I/O digital lines managed through port A and C of PPI 82C55 belonging to section 1. Any parameter of this device (like signals direction, data management mode, etc.) is completely software definible by programming the device itself. All signals are at TTL level and follow the standard I/O **ABACO**[®] pin-out.

	r		
<u>PPI_1 PA.1</u>	-1 -0	2 o	PP <u>I</u> 1 <u>P</u> A.0
<u>PPI1PA.3</u>	$-\frac{3}{0}$	4 o	<u>PPI 1 PA.2</u>
<u>PPI1PA.5</u>	$-\frac{5}{0}$	6 0	PP <u>I</u> 1 <u>P</u> A <u>.4</u>
<u>PPI 1 PA.7</u>	<mark>7</mark>	8 0	PP <u>I</u> 1 <u>P</u> A. <u>6</u>
PPI 1 PC.6	-]-8	10 o	PPI1_PC.7
<u>PPI 1 PC.4</u>	-11 -0	12 o	<u>PPI 1 PC.5</u>
<u>PPI_1 PC.2</u>		14 o	<u>PPI1PC.3</u>
<u>PPI 1 PC.0</u>	-15 - 0	16 0	PPI1PC.1
<u>GND</u>	-17 - 0	18 0 – -	+5_Vdc
<u>GND</u>	1 9	20 o	<u> </u>

FIGURE 5: CN5 - PORTS A AND C OF PPI 82C55 SECTION 1 CONNECTOR

PPI 1 PA.n	= I/O - n-th digital TTL signal of section 1 PPI 82C55 port A
PPI 1 PC.n	= I/O - n-th digital TTL signal of section 1 PPI 82C55 port C
+5 Vdc	= O - +5 Vdc power supply
GND	 – Digital ground
N.C.	= - Not connected




FIGURE 6: CONNECTORS, DIP SWITCHES, LED AND TRIMMER LOCATIONS



CN3 - PORTS A AND C OF PPI 82C55 SECTION 2 CONNECTOR

CN3 is a 20 pins low profile 90° male 2.54 mm pitch connector.

On connector CN3 are available the 16 I/O digital lines managed through port A and C of PPI 82C55 belonging to section 2. Any parameter of this device (like signals direction, data management mode, etc.) is completely software definible by programming the device itself. All signals are at TTL level and follow the standard I/O **ABACO**[®] pin-out.

	r		
<u>PPI 2 PA.1</u>	-1 -0	2 o	PPI 2 PA.0
<u>PPI 2 PA.3</u>	$-\frac{3}{0}$	4 0	<u>PPI 2 PA.2</u>
<u>PPI 2 PA.5</u>	$-\frac{5}{0}$	6 0	<u>PPI 2 PA.4</u>
<u>PPI 2 PA.7</u>	$-\frac{7}{2}$	8 o	<u>PPI2PA.6</u>
<u>PPI 2 PC.6</u>	8	10 O	<u>PPI 2 PC.7</u>
<u>PPI 2 PC.4</u>	- 11 - 0	12 o	<u>PPI 2 PC.5</u>
<u>PPI2PC.2</u>		14 o	PPI2PC.3
<u>PPI 2 PC.0</u>	$-{}^{15}_{0}$	16 0	<u>PPI 2 PC.1</u>
<u>GND</u>	-17	18 0 – -	- $ +5Vdc$
<u>GND</u>	$-{}^{19}_{o}$	20 o	<u>.N.C.</u>

FIGURE 7: CN3 - PORTS A AND C OF PPI 82C55 SECTION 2 CONNECTOR

PPI 2 PA.n PPI 2 PC.n	= I/O - n-th digital TTL signal of section 2 PPI 82C55 port A = I/O - n-th digital TTL signal of section 2 PPI 82C55 port C
+5 Vdc	= O - +5 Vdc power supply
GND	 – Digital ground
N.C.	= - Not connected






FIGURE 8: CARD PHOTO



CN2 - PORT B OF PPI 82C55 SECTIONS 3 AND 4 CONNECTOR

CN2 is a 20 pins low profile vertical male 2.54 mm pitch connector.

On connector CN2 are available the 16 I/O digital lines managed through port B of PPI 82C55 belonging to sections 3 and 4. Any parameter of this device (like signals direction, data management mode, etc.) is completely software definible by programming the device itself. All signals are at TTL level and follow the standard I/O **ABACO**[®] pin-out.

<u>PPI 3 PB.1</u>	-10	2 o	PPI 3 <u>P</u> B.0
<u>PPI 3 PB.3</u>	$-\frac{3}{0}$	4 o − −	<u>PPI 3 PB.2</u>
<u>PPI 3 PB.5</u>	$-\frac{5}{0}$	6 0	PP <u>I</u> 3 <u>P</u> B.4
<u>PPI 3 PB.7</u>	$-\frac{7}{6}$	8 o	<u>PPI 3 PB.6</u>
<u>PPI 4 PB.6</u>	-]-8	10 O— -	PPI 4 <u>P</u> B.7
<u>PPI 4 PB.4</u>	-11 -0	12 o	<u>PPI 4 PB.5</u>
<u>PPI_4 PB.2</u>	- 13 o	14 o	PP <u>I</u> 4 <u>P</u> B. <u>3</u>
<u>PPI 4 PB.0</u>	-15 - 0	16 0 — -	<u>PPI</u> 4 <u>P</u> B.1
<u>GND</u>	-17	18 0 – -	+5_Vdc
<u>GND</u>	<mark>1</mark> 9	20 o	<u>.</u> N. <u>C</u> .

FIGURE 9: CN2 - PORT B OF PPI 82C55 SECTIONS 3 AND 4 CONNECTOR

PPI 3 PB.n	= I/O - n-th digital TTL signal of section 3 PPI 82C55 port B
PPI 4 PB.n	= I/O - n-th digital TTL signal of section 4 PPI 82C55 port B
+5 Vdc	= O $-+5$ Vdc power supply
GND	 – Digital ground
N.C.	= - Not connected




FIGURE 10: PPI 82C55 SECTIONS 3 AND 4 BLOCK DIAGRAM



CN6 - PORTS A AND C OF PPI 82C55 SECTION 3 CONNECTOR

CN6 is a 20 pins low profile 90° male 2.54 mm pitch connector.

On connector CN6 are available the 16 I/O digital lines managed through port A and C of PPI 82C55 belonging to section 3. Any parameter of this device (like signals direction, data management mode, etc.) is completely software definible by programming the device itself. All signals are at TTL level and follow the standard I/O **ABACO**[®] pin-out.

<u>PPI 3 PA.1</u>	$-^{1}_{0}$	2 o	PPI 3 <u>P</u> A.0
PPI 3 PA.3	$-\frac{3}{0}$	4 o	PPI 3 PA.2
<u>PPI 3 PA.5</u>	5	6 0	<u>PPI 3 PA.4</u>
<u>PPI 3 PA.7</u>	$-\frac{7}{2}$	8 o	<u>PPI 3 PA.6</u>
PPI 3 PC.6	8	10 o	PPI 3 PC.7
<u>PPI 3 PC.4</u>	- 11 - 0	12 o	PPI3PC.5
<u>PPI 3 PC.2</u>	13 0	14 o	PP <u>13PC.3</u>
<u>PPI 3 PC.0</u>	-15 - 0	16 0	PPI3PC.1
<u>GND</u>	-17 - 0	18 0 – -	+5_Vdc
<u>GND</u>	<mark>1</mark> 9	20 o	<u>N.C.</u>

FIGURE 11: CN6 - PORTS A AND C OF PPI 82C55 SECTION 3 CONNECTOR

PPI 3 PA.n	= I/O - n-th digital TTL signal of section 3 PPI 82C55 port A
PPI 3 PC.n	= I/O - n-th digital TTL signal of section 3 PPI 82C55 port C
+5 Vdc	= O + 5 Vdc power supply
GND	= - Digital ground
N.C.	= - Not connected



CN4 - PORTS A AND C OF PPI 82C55 SECTION 4 CONNECTOR

CN4 is a 20 pins low profile vertical male 2.54 mm pitch connector.

On connector CN4 are available the 16 I/O digital lines managed through port A and C of PPI 82C55 belonging to section 4. Any parameter of this device (like signals direction, data management mode, etc.) is completely software definible by programming the device itself. All signals are at TTL level and follow the standard I/O **ABACO**[®] pin-out.

<u>PPI 4 PA.1</u>	$-^{1}_{0}$	2 o	PP <u>I</u> 4 <u>P</u> A.0
<u>PPI 4 PA.3</u>	$-\frac{3}{0}$	4 o − -	<u>PPI 4 PA.2</u>
<u>PPI_4 PA.5</u>	$-\frac{5}{0}$	6 0	PP <u>I</u> 4 <u>P</u> A <u>.4</u>
<u>PPI4PA.7</u>	$-\frac{7}{6}$	8 o	PPI4 <u>P</u> A.6
<u>PPI 4 PC.6</u>	8	10 o	PPI 4 PC.7
<u>PPI 4 PC.4</u>	- 11 - o	12 o	PPI4PC.5
<u>PPI4PC.2</u>		14 o	<u>_PPI4PC.3</u>
<u>PPI 4 PC.0</u>	$-{}^{15}_{0}$	16 0	PPI4PC.1
<u>GND</u>	-17	18 0 – -	+ <u>5 Vdc</u>
<u>GND</u>	-19 - o	20 o	<u>.</u> N.C.

FIGURE 12: CN4 - PORTS A AND C OF PPI 82C55 SECTION 4 CONNECTOR

PPI 4 PA.n	= I/O - n-th digital TTL signal of section 4 PPI 82C55 port A
PPI 4 PC.n	= I/O - n-th digital TTL signal of section 4 PPI 82C55 port C
+5 Vdc	= O + 5 Vdc power supply
GND	 – Digital ground
N.C.	= - Not connected



K1 is a 64 pins, male, 90°, DIN 41612 connector with 2.54 pitch.

On K1 are available all the industrial **ABACO**[®] BUS signals and it can be used for connections to many other peripheral cards. In the table below there are the standard pin outs both for 8 bits and 16 bits CPU and the signal connected on **PIO 01**. All signals, except power supplies, are compliant to TTL standard.

Α	Α	Α	PIN	С	С	С
16 bit BUS	8 bit BUS	GPC 150		GPC 150	8 bit BUS	16 bit BUS
GND	GND	GND	1	GND	GND	GND
+5 Vdc	+5 Vdc	+5 Vdc	2	+5 Vdc	+5 Vdc	+5 Vdc
D0	D0	D0	3	N.C.		D8
D1	D1	D1	4	N.C.		D9
D2	D2	D2	5	N.C.		D10
D3	D3	D3	6	/INT	/INT	/INT
D4	D4	D4	7	/NMI	/NMI	/NMI
D5	D5	D5	8	N.C.	/HALT	D11
D6	D6	D6	9	N.C.	/MREQ	/MREQ
D7	D7	D7	10	/IORQ	/IORQ	/IORQ
A0	A0	A0	11	/RD	/RD	/RDLDS
A1	A1	A1	12	/WR	/WR	/WRLDS
A2	A2	A2	13	N.C.	/BUSAK	D12
A3	A3	A3	14	N.C.	/WAIT	/WAIT
A4	A4	A4	15	N.C.	/BUSRQ	D13
A5	A5	A5	16	/RESET	/RESET	/RESET
A6	A6	A6	17	N.C.	/M1	/IACK
A7	A7	A7	18	N.C.	/RFSH	D14
A8	A8	N.C.	19	N.C.	/MEMDIS	/MEMDIS
A9	A9	N.C.	20	N.C.	VDUSEL	A22
A10	A10	N.C.	21	N.C.	/IEI	D15
A11	A11	N.C.	22	N.C.		
A12	A12	N.C.	23	N.C.	CLK	CLK
A13	A13	N.C.	24	N.C.		/RDUDS
A14	A14	N.C.	25	N.C.		/WRUDS
A15	A15	N.C.	26	N.C.		A21
A16		N.C.	27	N.C.		A20
A17		N.C.	28	N.C.		A19
A18		N.C.	29	/R.T.	/R.T.	/R.T.
+12 Vdc	+12 Vdc	N.C.	30	N.C.	-12 Vdc	-12 Vdc
+5 Vdc	+5 Vdc	+5 Vdc	31	+5 Vdc	+5 Vdc	+5 Vdc
GND	GND	GND	32	GND	GND	GND

FIGURE 13: K1 - ABACO® BUS CONNECTOR

PIO 01

ITALIAN TECHNOLOGY _____ grifo[®] -



Signals description:

8 bits CPU

Address BUS
Data BUS
nterrupt request
Non Maskable Interrupt
Halt state
Aemory Request
nput Output Request
Read cycle status
Vrite cycle status
BUS Acknowledge
Vait
BUS Request
Reset
Aachine cycle one
Refresh for dynamic RAM
Memory Display
DU Selection
nterrupt Enable Input
system clock
Reset button
Power supply at +5 Vdc
Power supply at +12 Vdc
Power supply at -12 Vdc
Bround signal

16 bits CPU

A16-A22	=	Ο	- Address BUS
D8-D15	=	I/O	- Data BUS
RD UDS	=	0	- Read Upper Data Strobe
WR UDS	=	Ο	- Write Upper Data Strobe
IACK	=	Ο	- Interrupt Acknowledge
RD LDS	=	0	- Read Lower Data Strobe
WR LDS	=	Ο	- Write Lower Data Strobe

NOTE

Directionality indications as above stated are referred to a master (GPC®) board and have been kept untouched to avoid ambiguity in case of multi-boards systems.



VISUAL FEEDBACK

PIO 01 board is provided with one LED to signal status conditions, as described in the following table:

LED	COLOUR	FUNCTION
LD1	Red	Indicates the watch dog circuitery activation.

FIGURE 14: VISUAL FEEDBACK TABLE

The main purpose of this LED is to give a visual indication of the board status, making easier the operations of system working verify. To easily locate this LED on the board, please refer to figure 6.

POWER SUPPLY

PIO 01 is provided with an efficient circuitery that solves in a comfortable and simple way the problem of the board's supply, under any condition of use. Here follow the voltages nedded:

+5 Vdc: Supplies the on board logic; must be in the range +5 Vdc \pm 5% and must be provided through the specific pins of connector K1 (ABACO[®] BUS).

To warrant great immunity to external noise and so a correct working of the board, it is essential that +**5Vdc** tension is galvanically isolated from any other supply tensions available in the system.

BOARD CONNNECTIONS

To prevent possible connecting problems between **PIO 01** board and the external systems, the user has to read carefully the information of the previous paragraphs and he must follow these instrunctions:

- The TTL signals can be connected directly only to a device featuring the same type of interface. About the correspondance between logic signals and TTL output status, remember that a logic **0** generates a TTL 0 Vdc, while a logic **1** generates a TTL +5 Vdc.

RESET CIRCUITRY

PIO 01 features an efficent reset circuitery that, whenever a reset signal comes from **ABACO**[®] BUS or a Power On occours, resets all the 96 I/O signals to their initial status, that is all the signals are configured as inputs.

This is done to avoid random settings and/or undesired variations of the outputs and to warrant a safe status of the signals during this critical phase.

ITALIAN TECHNOLOGY -

grifo[®] ———

JUMPERS

On **PIO 01** there are 8 jumpers for card configuration. Connecting these jumpers, the user can define the board working parameters, the peripheral devices functionality and so on. Below there is the jumpers list, location and function:

JUMPERS	N. PINS	PURPOSE
J1	2	Selects the connection of the /WAIT signal, generated by the on board circuitery, to ABACO [®] BUS.
J2	2	Selects the connection of the /M1 signal, from ABACO [®] BUS, to the on board circutery.
J3	8	Defines the addressing space for extended addressing mode, between 64 Kbytes and 1 Mbytes.
J4	3	Selects between normal 256 bytes addressing mode and extended 64÷1024 Kbytes addressing mode.
J5	2	Selects the watch dog working mode.
J6	6	Selects the number of wait states generated by the proper circuitery.
J7	3	Selects the connection of the /R.T. signal, generated by the on boardwatch dog, to $ABACO^{\textcircled{B}}$ BUS.
J8	3	Defines the watch dog intervent time.

FIGURE 15: JUMPERS SUMMARIZING TABLE

The following tables describe all the right connections of **PIO 01** jumpers with their relative functions. To recognize these valid connections, please refer to the board printed diagram (serigraph) or to figure 2 of this manual, where the pins numeration is listed; for recognizing jumpers location, please refer to figure 19.

The "*" used in the following tables, denotes the default connection, or on the other hand the connection set up at the end of testing phase, that is the configuration the User receives.

6 PINS JUMPER

JUMPER	CONNECTION	PURPOSE	DEF.
		Configures the board for introducing 3 Wait states in the I/O operations.	*
J6	position 3-4	Configures the board for introducing 5 Wait states in the I/O operations.	
	position 5-6	Configures the board for introducing 8 Wait states in the I/O operations.	

FIGURE 16: 6 PINS JUMPERS TABLE

PIO 01	Rel. 5.00 –	`	
--------	-------------	----------	--

(-abac-o_●•)(bu/)	– grifo [®] ———	ITALIAN TECHNOLOGY
-------------------	--------------------------	--------------------

2 PINS JUMPERS

JUMPER	CONNECTION	PURPOSE	DEF.
J1	not connected	It does not connect the /WAIT signal generated by the on board circuitery to ABACO [®] BUS.	*
51	connected	It connects the /WAIT signal generated by the on board circuitery to ABACO [®] BUS.	
J2	not connected	The interfacement and addressing section does not take care of managing the /M1 signal coming from ABACO [®] BUS.	
J2	connected	The interfacement and addressing section takes care of managing the /M1 signal that is coming from ABACO [®] BUS.	*
J5	not connected	Selects monostable working mode for on board watch dog circuitery.	
10	connected	Selects astable working mode for on board watch dog circuitery.	*

FIGURE 17: 2 PINS JUMPERS TABLE

3 PINS JUMPERS

JUMPER	CONNECTION	PURPOSE	DEF.
IA	position 1-2	It selects 256 bytes normal addressing mode.	*
J4	position 2-3	It selects 64÷1024 Kbytes extended addressing mode.	
17	position 1-2	It connects the output of watch dog circuitery to pin /R.T. of ABACO [®] BUS.	
J7	position 2-3	It does not connect the output of watch dog circuitery to pin /R.T. of ABACO [®] BUS.	
	not connected	It selects low intervent time (1÷72 msec) for on board watch dog circuitery.	
J 8	position 1-2	It selects average intervent time (30 msec÷1,76 sec) for on board watch dog circuitery.	
	position 2-3	It selects long intervent time (295 msec÷16,50 sec) for on board watch dog circuitery.	

FIGURE 18: 3 PINS JUMPERS TABLE

_




FIGURE 19: JUMPERS LOCATION

abaco bus

8 PINS JUMPERS

JUMPER	CONNECTION	PURPOSE	DEF.
	not connected	If normal addressing mode has been seleced, then this jumper <u>must be</u> in this position. If extended addressing mode has been seleced, it defines 64 Kbytes of addressing space.	*
	position 7-8	If extended addressing mode has been seleced, it defines 128 Kbytes of addressing space, connecting also address signal A16 to the proper circuitery.	
J3	positions 5-6 and 7-8	If extended addressing mode has been seleced, it defines 256 Kbytes of addressing space, connecting also address signals A16 and A17 to the proper circuitery.	
	positions 3-4, 5-6 and 7-8	If extended addressing mode has been seleced, it defines 512 Kbytes of addressing space, connecting also address signals A16, A17 and A18 to the proper circuitery.	
	positions 1-2, 3-4, 5-6 and 7-8	If extended addressing mode has been seleced, it defines 1 Mbytes of addressing space, connecting also address signals A16, A17, A18 and A19 to the proper circuitery.	

FIGURE 20: 8 PINS JUMPERS TABLE

WAIT STATE GENERATOR

PIO 01 board is provided with a sophisticated Wait State generator designed to act directly to **ABACO[®]** BUS and, if enabled, capable to insert a configurable number of wait states in the I/O operations of **PIO 01** board.

The previously described jumper J6 is used to set the number of wait states to introduce (3, 5 or 8); while jumper J1 allows to enable the circuitery by connecting its output to the /WAIT signal of **ABACO**[®] BUS.

To easily locate the aboce mentioned components, please refer to figure 19.


NOTE

The correct working of on board wait state generator depends on the presence of CLK singnal from **ABACO®** BUS. Please refer to the technical manual of the intelligent control card being used (**GPC®** serie) to chek its effective presence.

For further information please contact **grifo**[®] directly.

Rel. 5.00

grifo[®]



RESET AND WATCH DOG

PIO 01 is provided with one Watch Dog circuitery that is really efficient and easy to use. The most important features of the Watch Dog circuitery are:

- astable or monostable mode;
- intervention time settable from 1 msec to 16.50 sec (modificable by hardware);
- enable function by hardware;
- retrigger by software;

Watch Dog intervent is signaled by the lighting of LED LD1. The previously described jumper **J5** selects the working modality of the circuitery:

Monostable:In monostable mode when intervention time is elapsed the circuit becomes
active and it stays active as far as a reset or power on occour.Astable:In astable mode when intervention time is elapsed the circuit becomes
active, it stays active for about 8 msec then it is again deactivated.

Jumper J7 selects whether to connect or not the output of this circuitery to the signal /R.T. of ABACO[®] BUS. This would cause the following events:

- Intervent of **PIO 01** watch dog circuitery.
- Activation of signal /R.T. of ABACO® BUS (reset request).
- Activation of reset circuitery on GPC® serie intelligent control card.
- Activation of /RESET signal of ABACO® BUS by control card.
- Overall system reset.

Intervent time can be set through jumper **J8** and trimmer **TR1**; table in figure 18 shows the jumper connections to set short, average or long time interval; setting the exact intervent time within the selected interval is done through trimmer **TR1**.

Please remark that default setting for these components, that is the intervent time set during the test phase of production, is about **1 sec**.

About retrigger operation of internal and external watch dog circuits, please refer to paragraph "WATCH DOG" in chapter "PERIPHERAL DEVICES SOFTWARE DESCRIPTION".

To easily locate the above mentioned components please refer to figures 6 and 19, in the previous pages.

NOTE

The correct working of on board watch dog circuitery depends on the presence of CLK signal from **ABACO®** BUS. Please refer to the technical manual of the control card being used (**GPC®** serie) to chek its effective presence.

For further information please contact **grifo**[®] directly.



DIGITAL I/O INTERFACES

Through CN3, CN4, CN5 and CN6 (**I/O Abaco**[®] standard connector) the **PIO 01** card can be connected to all of the numerous **grifo**[®] boards featuring the same standard pin out. Installation of these interface is very easy; in fact only a 20 pins flat cable (code **FLT.20+20**) is required, while the software management of these interfaces is as easy; in fact most of the software packages available for **PIO 01** card are provided with the necessary procedures. Remarkable modules are:

- QTP 16P, QTP 24P, KDL x24, KDF 224, DEB 01, etc. that solve all the local operator interfacing problems. These modules are provided with all the resources needed to obtain a high-level human-machine interface (they feature alphanumeric displays, matrix keyboard and visualization LEDs) at a short distance from PIO 01 card. The available software drivers allow to manage the operator interface resources directly through the high-level instructions for console management. These procedures are software features added to the ones the language already provides and allow to drive the operatore interface directly through instructions like PRINT and INPUT in BASIC or PRINTF and SCANF in C. This drastcally simplifies the write operations to the display and the input operations from the keyboard.
- IAC 01, DEB 01: it is an interface for CENTRONICS parallel printer that can be connected with a standard printer cable. The printer is managed by software through the high level instructions of the selected programming language (LPRINT for BASIC, PRINTF for C, etc.).
- MCI 64: it a large mass memory support that can directly manage the PCMCIA memory cards RAM, FLASH, ROM, etc.) in their available sizes. About software the developed drivers provide a complete file system interfacing allowing to access the informations stored in the memory carddirectly through the high-level file management instructions.
 - **RBO xx**, **TBO xx**, **XBI xx**, **OBI xx**: these are buffer interfaces for I/O TTL signals. With these modules the the TTL input signals are converted in NPN or PNP optoisolated inputs and the TTL output signals are converted in relays or transistor optoisolated outputs. Some of the above mentioned interfaces can be connected directly to CN4.

 $For more information \ refer to \ "EXTERNAL \ CARDS" \ chapter \ and \ the \ software \ tools \ documentation.$



HARDWARE DESCRIPTION

This chapter provides all the hardware informations needed to use **PIO 01** board. Here the user will find informations about I/O card mapping and on board peripheral devices addressing.

BOARD MAPPING

PIO 01 board is mapped into a **16** consecutive bytes I/O addressing space that can be based starting from different base addresses according to how the board is configured. This feature allows to use several **PIO 01** cards on the same **ABACO**[®] BUS, or to install them on a BUS where other peripheral modules are installed obtaining a structure that can be expanded without any difficulty or modifications to the application software.

The base address can be defined through the specific BUS interface circuitry on the board itself; this circuitry uses two dip switches, both featuring 8 pins, called DIP1 and DIP2, from which it reads the address set by the user. Here follows the corrispondance between dip switches configuration and address signals.

<u>Normal addressing (**J4** in 1-2)</u>

Extended addressing (J4 in 2-3)

			<i>.</i>	
DIP2.1	->	OFF	(*)	Address BUS signal A16
DIP2.2	->	OFF	(*)	Address BUS signal A17
DIP2.3	->	OFF	(*)	Address BUS signal A18
DIP2.4	->	OFF	(*)	Address BUS signal A19
DIP2.5	->	Address BUS signal A4		Address BUS signal A4
DIP2.6	->	Address BUS signal A5		Address BUS signal A5
DIP2.7	->	Address BUS signal A6		Address BUS signal A6
DIP2.8	->	Address BUS signal A7		Address BUS signal A7
DIP1.1	->	Don't care		Address BUS signal A8
DIP1.2	->	Don't care		Address BUS signal A9
DIP1.3	->	Don't care		Address BUS signal A10
DIP1.4	->	Don't care		Address BUS signal A11
DIP1.5	->	Don't care		Address BUS signal A12
DIP1.6	->	Don't care		Address BUS signal A13
				U
DIP1.7	->	Don't care		Address BUS signal A14
		Don't care Don't care		U

These dip switches are driven in complemented logic, this means that if a switch is **ON** it generates a **logic zero**, viceversa if a switch is **OFF** it generates a **logic one**.

Previously described jumper **J4** selects the range of addressing space where the base address of the board can be selected.

If a 256 bytes addressing space (from 00H to FFH) is selected, then only DIP2 is used to allocate the board (the first 4 switches <u>must be OFF</u>) while DIP1 is indifferent.

When normal addressing mode is selected, jumper J3 must be not connected.

When extended addressing mode (64÷1024 Kbytes) is selected, both DIP1 and DIP2 must be set correctly.

Jumper J3 affects the total amount of addressing space bytes, so only dip switches whose address

PIO 01 Rel. 5.00



signal is connected to the addressing circuitery, amongst the ones indicated by (*), must be set (refer to table in figure 20); viceversa the unused switches <u>must be OFF</u>.

Please remark that jumper J2 affects the addressing section and must be set according to the type of master control board (GPC[®]) used to drive the PIO 01. In detail if the master control board is provided with signal /M1 on ABACO[®] BUS connector, then jumper J2 must be connected and viceversa.

NOTE

If using several boards on the same **ABACO**[®] BUS, when setting the boards mapping address the user shold be careful not to allocate more than one board in the same addressing space (consider the base address plus the bytes taken by the board addressing). If this condition is not satisfied a BUS conflict situation will occour, prejudicing the correct working of the whole system.

To ease the board use here follow some examples of mapping.

1)	Address where mapping PIO 01 : Control card used:			1490H in a 64 Kbytes addressing space. 16 bits address bus; not provided with signal /M1.		
	J2	->	Not co	onnected		
	J3	->	Not co	Not connected		
	J4	->	2-3			
	DIP2.1	->	OFF	because address A16 is not connected through J3		
	DIP2.2	->	OFF	because address A17 is not connected through J3		
	DIP2.3	->	OFF	because address A18 is not connected through J3		
	DIP2.4	->	OFF	because address A19 is not connected through J3		
	DIP2.5	->	OFF			
	DIP2.6	->	ON			
	DIP2.7	->	ON			
	DIP2.8	->	OFF			
	DIP1.1	->	ON			
	DIP1.2	->	ON			
	DIP1.3	->	OFF			
	DIP1.4	->	ON			
	DIP1.5	->	OFF			
	DIP1.6	->	ON			
	DIP1.7	->	ON			
	DIP1.8	->	ON			

ITAL			— grifo [®] ———	®
2)	Address where mapping PIO Control card used:	01:	40H in a 256 bytes addr 8 bits address bus; provided with signal /M	
		-> ->		
	J 4	->	1-2	
		->	OFF	
		-> ->	OFF OFF	
		->	OFF	
		->	ON	
		->	ON	
	DIP2.7	->	OFF	
	DIP2.8	->	ON	
	DIP1	->	Indifferent	
3)	Address where mapping PIO Control card used:	01:	2F680H in a 256 Kbyte 20 bits address bus; Not provided with signa	
	J2		-> Not connected	
	J3		-> 5-6 and 7-8	
	J4		-> 2-3	
	DIP2.1	->	ON	
		->	OFF	A 19 is not compared through 12
		-> ->		A18 is not connected through J3 A19 is not connected through J3
		->	ON Declarse dataress	
		->	ON	
		->	ON	
	DIP2.8	->	OFF	
	DIP1.1	->	ON	
	DIP1.2	->	OFF	
		->	OFF	
		->	ON	
		->	OFF	
		->	OFF	
		->	OFF	
	DIP1.8	->	OFF	

To easily locate the above mentioned components, please refer to figures 2, 6 and 19 in the previous pages.

- ITALIAN TECHNOLOGY



6U7

-999-0

Indicating the board base address with **<baseaddr>**, that is the address set using DIP1 and DIP2, as indicated in the previous paragraph, **PIO 01** internal registers are addressable as explained in the following table.

— grifo[®] -

DEVICE	REG.	ADDRESS	R/W	PURPOSE
	PPI1A	<baseaddr>+00H</baseaddr>	R/W	Port A data register, PPI 82C55 section 1.
	PPI1B	<baseaddr>+01H</baseaddr>	R/W	Port B data register, PPI 82C55 section 1.
PPI 82C55 1	PPI1C	<baseaddr>+02H</baseaddr>	R/W	Port C data register, PPI 82C55 section 1.
	PPI1RC	<baseaddr>+03H</baseaddr>	R/W	Command and control register, PPI 82C55 section 1.
	PPI2A	<baseaddr>+04H</baseaddr>	Port A data register, PPI 82C55 section 2.	
	PPI2B	Port B data register, PPI 82C55 section 2.		
PPI 82C55 2	PPI2C	<baseaddr>+06H</baseaddr>	R/W	Port C data register, PPI 82C55 section 2.
	PPI2RC	<baseaddr>+07H</baseaddr>	R/W	Command and control register, PPI 82C55 section 2.
	PPI3A	<baseaddr>+08H</baseaddr>	R/W	Port A data register, PPI 82C55 section 3.
	PPI3B	<baseaddr>+09H</baseaddr>	R/W	Port B data register, PPI 82C55 section 3.
PPI 82C55 3	PPI3C	<baseaddr>+0AH</baseaddr>	R/W	Port C data register, PPI 82C55 section 3.
	PPI3RC	<baseaddr>+0BH</baseaddr>	R/W	Command and control register, PPI 82C55 section 3.
	PPI4A	<baseaddr>+0CH</baseaddr>	R/W	Port A data register, PPI 82C55 section 4.
	PPI4B	<baseaddr>+0DH</baseaddr>	R/W	Port B data register, PPI 82C55 section 4.
PPI 82C55 4	PPI4C	<baseaddr>+0EH</baseaddr>	R/W	Port C data register, PPI 82C55 section 4.
	PPI4RC	<baseaddr>+0FH</baseaddr>	R/W	Command and control register, PPI 82C55 section 4.
WATCH		<baseaddr>+00H</baseaddr>	D	
DOG	WD	 <baseaddr>+0FH</baseaddr>	R	Watch Dog circuitery retrigger register.

FIGURE 21: INTERNAL REGISTERS ADDRESSING TABLE

ITALIAN TECHNOLOGY	grifo [®] ———		202	
--------------------	------------------------	--	-----	--

PERIPHERAL DEVICES SOFTWARE DESCRIPTION

In the previous paragraphs are described the external registers addresses, while in this one there is a specific description of registers meaning and function (please refer to I/O addresses table, for the registers names and addresses values). For a more detailed description of the devices, please refer to manufacturing company documentation.

In the following paragraphs the $D7 \div D0$ and $.0 \div 7$ indications denote the eight bits of the combination used in I/O operations.

WATCH DOG

The retrigger operation for the watch dog circuitery installed on **PIO 01** is performed through a simple read operation from anyone of the addresses of register WD. This register shares the same addresses of PPI 82C55 command and control registers but this doesn't create conflicts because the retrigger requires only a read operation and the data read is meaningless.

To prevent the watch dog circuitery from interventing it is essential to retrigger it at regular intervals whose duration must be lower than the intervent time set through jumper J8 and trimmer TR1. If this is not done and jumper J7 connects the circuitery to **ABACO**[®] BUS, when the intervent time is elapsed the system is reset.

Please remark that the default intervent time is about 1 sec.

NOTE

The correct working of on board watch dog circuitery depends on the presence of CLK singnal from **ABACO®** BUS. Please refer to the technical manual of the control card being used (**GPC®** serie) to chek its effective presence.

For further information please contact **grifo**[®] directly.

PPI 82C55

This external peripheral device is managed through 4 registers: one status register (PPInRC) and three data registers (PPInA, PPInB, PPInC). The data registers are available both for input operation (to obtain signal status) and for output operation (to set signal status) with the corrispondence described in figure 21. The PPI 82C55 can work in three different modes:

MODE0 = it provides two 8 bits bidirectional ports (A,B) and two 4 bits bidirectional ports (C LOW, C HIGH); output signals are latched and input signals are not latched; no handshake signals are provided.

MODE 1 = it provides two 12 bits ports (A+C LOW and B+C HIGH) where ports A and B are used as 8 I/O lines and port C are used as 4 handshake lines. Both inputs and outputs are latched.

MODE 2 = it provides a 13 bits port (A+C3 \div 7) where port A is used as 8 I/O lines and the 5 bits of port C are used as handshake, and a 11 bits port (B+C0 \div 2) where port B is used as 8 I/O lines and the 3 bits of port C are used as handshakes. Both inputs and outputs are latched.



The device is programmed writing an 8 bits word in the status register CNT, with the following bits meaning:

PPInRC = SF M1 M2 A CH M3 B CL

where:	
SF	= mode Set Flag: if actived (1) the device is enabled for standard I/O operation
M1 M2	= mode selection:
0 0	= mode 0
0 1	= mode 1
1 X	= mode 2
А	= port A direction: 1=input; 0=output
СН	= port C HIGH direction: 1=input; 0=output
M3	= mode selection: 1=mode 1; 0=mode 0
В	= port B direction: 1=input; 0=output
CL	= port C LOW direction: 1=input; 0=output

After Reset or power on the four PPI 82C55 are programmed in mode 0 with all three ports in input; in this way any connection of PPI 82C55 signals can be used without conflict problems.

For further information please refer to the manufacturer technical documentation or to appendix B of this manual.

grifo[®]



EXTERNAL CARDS

PIO 01 can be connected to a wide range of block modules and operator interface system produced by **grifo**[®], or to many system of other companies. The on board resources can be expanded with a simple connection to the numerous peripheral **grifo**[®] boards, both intelligent and not, thanks to its standard **ABACO**[®] BUS connector. Even cards with **ABACO**[®] I/O BUS can be connected, by using the proper mother boards.

Hereunder some of these cards are briefly described; ask the detailed information directly to **grifo**[®], if required.

MB3 01-MB4 01-MB8 01

Mother Board 3, 4, 8 slots

Motherboard featuring 3, 4 or 8 slots of **ABACO**[®] industrial BUS; pitch 4 TE; standard power supply connectors; LEDs for visual feed-back of power supply; holes for rack docking.

SPB 04-SPB 08

Switch Power BUS 4-8 slots

Motherboard featuring 4-8 slots of **ABACO**[®] industrial BUS; pitch 4 TE; standard power supply connectors; termination resistances; connector type F for **SPC xxx** supply; holes for rack docking.

ABB 03

ABACO® Block BUS 3 slots

3 slots **ABACO**[®] mother board; 4 TE pitch connectors; **ABACO**[®] I/O BUS connector; screw terminal for power supply; connection for DIN C type and Ω rails.

ABB 05

ABACO® Block BUS 5 slots

5 slots **ABACO[®]** mother board with power supply. Double power supply built in; 5Vdc 2,5A section for powering the on board logic; second section at 24Vdc 400mA galvanically coupled, for the optocoupled input lines. Auxiliary connector for **ABACO[®]** I/O BUS. Connection for DIN Ω rails.

SPC 03.5S

Switch Power Card +5 Vdc

Europe format switching power supply capable to provide +5 Vdc to a load of 4 A; input voltage $12\div24$ Vac; power-failure; connector for back-up battery; standard connector for mother board **SPB 0x**.

SPC 512

Switch Power Card +5 Vdc +12 Vdc


Europe format switching power supply capable to provide +5 Vdc 5A and +12 Vdc 2.5 A; input voltage $12\div24$ Vac; power-failure; connector for back-up battery; standard connector for mother board **SPB 0x**.

FBC 20-120

Flat Block Contact 20 vie

Interface for 2 or 1 mounting cable connectors (low profile 20 pins male) and quick release screw terminal connectors; Plastic mount for rails DIN 46277-1 and 3.

PIO 01 Rel. 5.00



GPC[®] 51

General Purpose Controller fam. 51

Microprocessor family 51 INTEL including the masked BASIC chip; the board features: 16 I/O TTL lines; dip switch; 3 timer/counter; RS 232; 4 A/D converter signals resolution 11 bit; buzzer; on board EPROM programmer; RTC and 32K SRAM with Lithium battery back up; controlloer for display and keyboard.

GPC® 188F

General Purpose Controller 80C188

80C188 μP 20MHz; 1 RS 232 line; 1 RS 232, RS 422-485 or Current Loop line; 24 TTL I/O lines; 1M EPROM or 512K FLASH; 1M RAM Lithium battery backed; 8K serial EEPROM; RTC; Watch Dog; 8 Dip switch; 3 Timer Counter; 8 13 bit A/D lines; Power failure; activity LEDs; single power supply +5Vdc.

GPC® 150

General Purpose Controller 84C15

Microprocessor Z80 at 16 MHz; implementation completely CMOS; 512K EPROM or FLASH; 512K SRAM; RTC; Back-Up through external Lithium battery; 4M serail FLASH; 1 serial line RS 232 plus 1 RS 232 or RS 422-485 or current loop; 40 I/O TTL; 2 timer/counter; 2 watch dog; dip switch; EEPROM; A/D converter with resolution 12 bit; activity LED.

GPC® 15R

General Purpose Controller 84C15

 $84C15 \mu$ P, $10\div16$ MHz; 1 RS 232 line; 1 RS 232 or RS 422-485 or C. L. line; $16\div24$ TTL I/O lines; 16 Opto-in; 8 Relays; 4 Opto Coupled Timers Counters; 512K EPROM or FLASH; 512K RAM and RTC backed; 8K serial EEPROM; 8K Backed RAM modul; Buzzer; 1 Activity LED; Watch dog; 4÷12 readable DIPs; LCD Interface.

GPC® 15A

General Purpose Controller 84C15

Full CMOS card, 10÷20 MHz 84C15 CPU; 512K EPROM or FLASH; 128K RAM; 8K RAM and RTC backed; 8K serial EEPROM; 1 RS 232 line; 1 RS 232 line or RS 422-485 or Current Loop line; 32 or 40 TTL I/O lines; CTC; Watch dog; 2 Dip switches; Buzzer.

GPC® 323

General Purpose Controller 51 family

80C32 μP, 14 MHz; Full CMOS; 1 RS 232 line (software); 1 RS 232 or RS 422-485 or Current Loop line; 24 TTL I/O lines; 11 A/D 12 bits lines; 3 Timers Counters; 64K EPROM; 64K RAM; 32K RAM and RTC backed; 32K DIL EEPROM; 8K serial EEPROM; Buzzer; 2 Activity LED; Watch dog; 5 readable DIPs; LCD Interface.

GPC® 553

General Purpose Controller 80C552

80C552 μP, 22÷33 MHz; 1 RS 232 line (software); 1 RS 232 or RS 422-485 or Current Loop line; 16 TTL I/O lines; 8 A/D 10 bits lines; 3 Timers Counters; 64K EPROM; 64K RAM; 32K RAM and RTC backed; 32K DIL EEPROM; 8K serial EEPROM; 2 PWM lines; 1 Activity LED; Watch dog; 5 readable DIPs; LCD Interface.

Page 34

PIO 01




FIGURE 22: POSSIBLE CONNECTIONS DIAGRAM



໌ດຽດເວຼ grifo® -	ITALIAN TECHNOLOGY
------------------	--------------------

GPC® 153

General Purpose Controller Z80

84C15 μP, 10÷16 MHz; Full CMOS; 1 RS 232 line; 1 RS 232 or RS 422-485 or Current Loop line; 16 TTL I/O lines; 8 A/D 12 bits lines; 2÷4 Timers Counters; 512K EPROM or FLASH; 512K RAM and RTC backed; 8K serial EEPROM; Buzzer; 1 Activity LED; Watch dog; 8 readable DIPs; LCD Interface.

GPC® 183

General Purpose Controller Z180

Z180 μ P, 10÷16 MHz; Full CMOS; 1 RS 232 line; 1 RS 232 or RS 422-485 or Current Loop line; 24 TTL I/O lines; 11 A/D 12 bits lines; 2 Timers Counters; 512K EPROM or FLASH; 512K RAM and RTC backed; 8K serial EEPROM; Buzzer; 2 Activity LED; Watch dog; 4 readable DIPs; LCD Interface.

GPC® 324/D

"4" Type General Purpose Controller 80C32/320

80C32 or 80C320 μP, 14÷22 MHz; Full CMOS; 1 RS 232 line; 1 RS 232 or RS 422-485 or Current Loop line; 4÷16 TTL I/O lines; 3 Timers Counters; 64K EPROM; 64K RAM; 32K RAM backed; 32K DIL E2; 8K serial EEPROM; Watch dog; 1 readable DIP; LCD Interface; Abaco[®] I/O BUS; 5Vdc Power supply; Size: 100x50 mm.

GPC® 554

General Purpose Controller 80C552

Microprocessor 80C552 at 22 MHz; implementation completely CMOS; 32K EPROM; 32 K SRAM; 32 K EEPROM or SRAM; EEPROM; 2 RS 232 serial lines; 16 I/O TTL; 2 PWM lines; 16 bits Timer/Counter; Watch Dog; 6 signals A/D converter with resolution 10 bit; interface for **ABACO**[®] I/O BUS.

GPC® 154

"4" Type General Purpose Controller Z80

84C15 μP, 10÷16 MHz; Full CMOS; 1 RS 232 line; 1 RS 232 or RS 422-485 line; 16 TTL I/O lines; 2÷4 Timers Counters; 512K EPROM or FLASH; 512K RAM and RTC backed; 8K serial EEPROM; Watch dog; 2 readable DIPs; LCD Interface; Abaco[®] I/O BUS; 5Vdc Power supply; Size: 100x50 mm.

GPC® 884

General Purpose Controller Am188ES

Microprocessor AMD Am188ES up to 40 MHz16 bits; implementation completely CMOS; serie 4 format; 512K EPROM or FLASH; 512K SRAM backed with Lithium battery; RTC; 1 RS 232 serial line + 1 RS 232 or RS 422-485 or current loop; 16 I/O TTL; 3 timer/counter; watch dog; EEPROM; 11 signals A/D converter with 12 bit resolution; interface for **ABACO®** I/O BUS.

GPC® 114

General Purpose Controller 68HC11

Microprocessor 68HC11A1 at 8 MHz; implementation completely CMOS; serie 4 format; 32K EPROM; 32K SRAM backed with Lithium battery; 32K EPROM, SRAM, EEPROM; RTC; 1 serial line RS 232 or RS 422-485; 10 I/O TTL; 3 timer/counter; watch dog; 8 signals A/D converter with resolution 8 bit; 1 asunchronous serial line; extremly low power consumption; interface for **ABACO®** I/O BUS.

Page 36

PIO 01 Rel. 5.00



KDL X24 - KDF 224

Keyboard Display LCD 2,4 rows 24 keys

Interface with Fluorescent or LCD display, LEDs backlit, 20x2 or 20x4 characters; up to 24 keys matrix keyboard connector. It is directly driven by a 20 pins **ABACO**[®] I/O standard connector; High level languages supported; standard pinout for telephone keyboard.

QTP 16P

Quick Terminal Panel 16 keys with Parallel interface

Operator interface equipped with fluorescent alphanumeric display 20x 2 or LCD 20x2, 20x4 LEDs backlit; 16 keys keyboard; on board power supply capable to supply also external loads; parallel interface based on 16 I/O TTL available from a 20 pins I/O **ABACO**[®] standard connector; metal frame.

QTP 24P

Quick Terminal Panel 24 keys with Parallel interface

Intelligent user panel equipped with Fluorescent or LCD display, LEDs backlit, 20x2 or 20x4 characters; 24 Keys and 16 LEDs with blinking attribute manageable by software; built in power supply; directly driven from 16 TTL I/O lines; high level languages supported.

IAC 01

Interface Adapter Centronics

Interface between **ABACO®** standard I/O 20 pins connector and D 25 pins connector with Centronics standard pin out.

OBI N8 - OBI P8

Opto BLOCK Input NPN-PNP

Interface between 8 NPN, PNP optocoupled and displayed input lines, with screw terminal and **ABACO[®]** standard I/O 20 pins connector; power supply section; connection for DIN Ω rails.

TBO 01 - TBO 08

Transistor BLOCK Output

Interface for **ABACO**[®] standard I/O 20 pins connector; 16 or 8 transistor output lines 45 Vdc 3 A open collector; screw terminal; optocoupled and displayed lines; connection for DIN 247277-1 and 3 rails.

RBO 08 - RBO 16


Relé BLOCK Output

Interface for **ABACO**[®] standard I/O 20 pins connector; 8 or 16 displayed Relays 3A with MOV; screw terminal; connection for DIN Ctype and Ω rails.

DEB 01

Didactic Experimental Board

Supporting card for 16 TTL I/O lines use. It includes: 16 keys, 16 LEDs, 4 digits, 16 keys matrix keyboard, Centronics printer interface, LCD display and fluorescent display interface, **GPC[®] 68** I/O connector, field connection with screw terminal.



IAL 42

Interface Adapter LCD

Interface between 16 I/O TTL available on I/O **ABACO**[®] standard connector and 14 pins lowprofile male connector featuring standard pin-out for fluorescent LCD displays management.

XBI 01

miXed BLOCK Input Output

Interface for **ABACO**[®] standard I/O 20 pins connector; 8 transistor output lines 45 Vdc 3A; 8 input lines; screw terminal; optocoupled and displayed I/O lines; connection for DIN 247277-1 and 3 rails.

XBI R4 - XBI T4

miXed BLOCK Input-Output

Interface for **ABACO**[®] standard I/O 20 pins connector; 4 Relays 3A with MOV or 4 optocoupled Transistors 3A open collectors; 4 input lines optocoupled; screw terminal; connection for DIN Ctype and Ω rails.

XBI T4 - XBI R4

miXed BLOCK 4 Input 4 Output relé o transistor

Interfaccia tra 4 input + 4 output TTL (connettore normalizzato I/O **ABACO**[®] a 20 vie), con 4 output a transistor in Open Collector da 45 Vcc 3 A oppure a relé da 3A con MOV + 8 input con filtro a Pi-Greco (connettore a morsettiera). I/O optoisolati e visualizzati; attacco rapido per guide DIN 46277-1 e 3.

MCI 64

Memory Cards Interfaces 64 MBytes

Interfacing card for managing 68 pins PCMCIA memory cards, it is directly driven from any **ABACO**[®] I/O standard connector; High level languages GDOS supported.

ITALIAN TECHNOLOGY	—— grifo [®] ———	(•abac-o●®)(b	v v
--------------------	---------------------------	---------------	-----

BIBLIOGRAPHY

Here follows a list of manuls that can be a source of further informations about the devices installed on **PIO 01**.

Manual NEC:	Microprocessor and Peripherals - Volume 3
Manual TEXAS INSTRUMENTS:	The TTL data Book - SN54/74 Families
Manual TEXAS INSTRUMENTS:	Linear Circuits Data Book - Volume 1

Please connect to the manifactures Web sites to get the latest version of all manuals and data sheets.



— grifo® –



APPENDIX A: ELECTRIC DIAGRAMS

This appendix reports the electric diagrams of the most common interfaces used with **PIO 01**. The user can build in autonomy all these interfaces while only some of them are standard **grifo**[®] cards and can be purchased.




FIGURE A1: IAC 01 ELECTRIC DIAGRAM

PIO 01 Rel. 5.00





FIGURE A2: KDx x24 ELECTRIC DIAGRAM

ITALIAN TECHNOLOGY -



— grifo[®] -

FIGURE A3: QTP 16P ELECTRIC DIAGRAM


PIO 01 Rel. 5.00

●®`

- 99 96 9

ไปปร

์ - ลb ล c o	•)((bu	1



— grifo[®] -

FIGURE A4: QTP 24P ELECTRIC DIAGRAM - PART 1

----- ITALIAN TECHNOLOGY




FIGURE A5: QTP 24P ELECTRIC DIAGRAM - PART 2





APPENDIX B: ON BOARD COMPONENTS DESCRIPTION

OKI semiconductor MSM82C55A-2RS/GS/VJS

CMOS PROGRAMMABLE PERIPHERAL INTERFACE


GENERAL DESCRIPTION

The MSM82C55A is a programmable universal I/O interface device which operates as high speed and on low power consumption due to 3 μ silicon gate CMOS technology. It is the best fit as an I/O port in a system which employs the 8-bit parallel processing MSM80C85A CPU. This device has 24-bit I/O pins equivalent to three 8-bit I/O ports and all inputs/outputs are TTL interface compatible.

FEATURES

- High speed and low power consumption due to 3 μ silicon gate CMOS technology
- 3 V to 6 V single power supply
- Full static operation

- Bit set/reset function (Port C)
- TTL compatible
- Compatible with 8255A-5
- •40 pin Plastic DIP (DIP40-P-600)
- •44 pin PLCC (QFJ44-P-S650)
- •44 pin-V Plastic QFP (QFP44-P-910-VK)
- •44 pin-VI Plastic QFP (QFP44-P-910-VIK)



278

 Programmable 24-bit I/O ports Bidirectional bus operation (Port A)

		write and 1 CPU and e trans-	internal e all made at to mode	ed with o the high performe	182C55A	insferred	from among	nputs/out- pecially, t to mode	nputs/out-	nputs/out- 2 ports de 1 or ecially set/reset			wever, port of signal f port B f in/buffer a in/buffer a in (no lat
	Function	These are three-state 8-bit bidirectional buses used to write and data upon respiror the WR and RD signals from CPU and also used when control words and bit set/reset data are trans- ierred from CPU to MSM822656A.	This signal is used to reset the control register and all internal registers when it is in high level. At this time, ports are all made into the input mode (high impedance staus) is port lenches are cleared to 0, and all ports groups are set to mode 0.	When the GS is in low level, data transmission is enabled with CPU. When it is in inghioway, the data bus is made into the high inpud. When a train in the nor read operation is performed. Internal registers hold their pervious tatus, howwer.	When RD is in low level, data is transferred from MSM82C55A to CPU.	When WR is in low level, data or control words are transferred from CPU to MSM82C555A.	By combination of A0 and A1, either one is selected from among port A, port B, port C, and control register. These pins are usually connected to low order 2 bits of the address bus.	These are universal 8-bit I/O ports. The direction of inputs/out- puts can be determined by writing a control word. Especially, port A can be used as a bidirectional port when it is set to mode 2.	These are universal 8-bit I/O ports. The direction of inputs/out- puts can be determined by writing a control word.	These are universal 8-bit I/O ports. The direction of inputs/out- puts can be determined by writing a control word as 2 ports with 4 bits each. When port A or port B is used in mode 1 or mode 2 (port A only), they become control pins. Especially when port C is used as an output port, each bit can be set/reset independently.	+5 V power supply.		When used in mode 1 or mode 2, however, port C has bits to be defined as port for control signal for group B) of their respective groups. Port A, B, C The internal structure of 3 ports is as follows: Fort A: Done Shit data output latch/buffer and one Shit data input latch Port B: One Shit data input latch Port B: One Shit data input latch/buffer one Shit data input latch/buffer and one Shit data input latch/buffer and for input) for input)
OF PIN	put		This s registu into ti all port	When CPU. imped Intern	When R to CPU.	When from (By co port A conne				1 A 5+	GND	IPTION 1 24 bits, set ach. order 4 bits of der 4 bits of by grouping ur operation A and B) tiput opera-
RIPTION	Input/Output	Input and output	Input	Input	Input	Input	Input	Input and output	Input and output	Input and output			DESCR DFSCR i port having c of 12 bits e of 12 bits e i and high and how or PCO) es to be set mation/outp port groups.
FUNCTIONAL DESCRIPTION OF	ltem	Bidirectional data bus	Reset input	Chip select input	Read input	Write input	Port select input (address)	Port A	Port B	Port C			BASIC FUNCTIONAL DESCRIPTION Group A and Group B When setting a mode to a port having 24 bits, set When setting a mode to a port having 24 bits, set droup A: Port A (B bits) and high order 4 bits of port C (PC3 ~ PC4) Group B: Port B (B bits) and low order 4 bits of group B: Port B (B bits) and low order 4 bits of Dort C (PC3 ~ PC0) Mode 0, 1, 2 Mode 0, 1, 2 Mode 0, 1, 2 Mode 0, 1, 2 Mode 1: Strole input operation/output operation Mode 1: Strole
UNCTION	Pin No.	D7 ~ D0	RESET	SS	RD	WR	A0, A1	PA7 ~ PA0	PB7 ~ PB0	PC7 ~ PC0	VCC	GND	BASIC FUNCTI Group A and Group B Whan setting a m Whan setting a m Group A: Port I Group B: Port B Group B: Port B Mode 0, 1, 2 There are 3 type se follows: Mode 1: Strob
													11 11 11 11 11 11 11 11 11 11 11 11 11
	AN PA		w w w w w w w w w w w w w w w w w w w	6 6 6 6 3 5 6 8	230 D6 231 D7	辺 Vcc 辺 PBゥ 双面 PBゥ				Flat Package	2	A A A A A A A A A A A A A A A A A A A	53 53 53 53 53 53 53 53 53 53 53 53 53 5
			88 년 199 년	2 0 0 0 0 0 0 0 0 0	20 De 12 D -	20 VCC 21 PB7 731 PB7	2 8 8 8 8 8 8 8 8 8 8 8		32656A-2GS	n Plastic Quad Flat Package	פ לל ני	, ∆ 9 ,∆9	제 기독(1) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
				2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3					MSM82C55A.2GS	44 pin Plastic Quad Flat Package	9 7 33 5 5 0	:АЧ О.И АЧ АЧ	비 비 1
		1 8 8 6 8 1 8 6 8 1 8 1 8 1 8 1 8 1 8 1 8 1 8 1 8					۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲. ۲	33 33 33 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8			23		이미니미이미미미미미미미미미미미미미미미미미미미미미미미미미미미미미미미미미
2		1 8 8 6 8 1 8 6 8 1 8 1 8 1 8 1 8 1 8 1 8 1 8 1 8						33 38 37 36 35 34 39 38 37 36 35 34 33 35 37 BESET			23 PB7		이미니미이미미미미미미미미미미미미미미미미미미미미미미미미미미미미미미미미미
PIN CONFIGURATION							5 5	44342 4140 3938 37 35 34 33 33 33 33 52 52 52 52 52 52 52 52 52 52			23		문 문 문 문 문 문 문 문 문 문 문 문 문 문 문 문 문 문

F

-99900

state 8-bit bidirectional buses used to write and receipt of the WR and RD signals from CPU and control words and bit set/reset data are trans-

●•)(bu*r*)

Reset input This signal is used to creat the control registrer and all intra egistrers when it is in high level. At the ports are a support mode high impediatora status, Chip select Input editorat latches are cleared to 0. and all ports groups are set 1 input Chip select Input When the GS is in low level, data transmistion is enabled input Chip select Input When the GS is in low level, data transmistion is enabled input Read input Input When the GS is in low level, data transmistion is enabled input Mria input Input When the GS is in low level, data transmistion is enabled input Write input Input When MRI is in low level, data is transferred from MSM23 Write input Input When MRI is in low level, data or control words are transit from the control words are transit from the control words. Port altect Input By combination of A0 and A1, either one is selected from lipeust. Input Input By combination of A0 and A1, either one is selected from lipeust. Input Input By combination of A0 and A1, either one is selected from lipeust. Input By control words 2. By to Y0 writing a control word. Especi Input By combinention of A0 ant/y1 either one is selected from of input				ferred from CPU to MSM82C55A.
lect Input iput Input lect Input output output and output and output and output and		Reset input	Input	This signal is used to reset the control register and all internal registers when it is in high tweel. Aris time, ports are all made into the input mode (high impedance status). all port latches are cleared to 0, and all ports groups are set to mode 0.
put Input but Input leet Input output output and output and output		Chip select input	Input	When the GS is in low level, data transmission is enabled with CPU. When it is in high lowe, the data bus is made into the high impedance status where no write nor read operation is performed. Internal registers hold their previous status, however.
put Input elect Input and output Input and output and o		Read input	Input	When RD is in low level, data is transferred from MSM82C55A to CPU.
alett Input Input and output and output and hiput and output and		Write input	Input	When WR is in low level, data or control words are transferred from CPU to MSM82C55A.
Irput and output Irput and output Irput and output		Port select input (address)	Input	By combination of A0 and A1, either one is selected from among port A, port B, port C, and control register. These pins are usually connected to low order 2 bits of the address bus.
Input and output noutput output	-	Port A	Input and output	These are universal 8-bit I/O ports. The direction of inputs/out- puts can be determined by writing a control word. Especially. port A can be used as a bidirectional port when it is set to mode 2.
Input and output		Port B	Input and output	These are universal 8-bit I/O ports. The direction of inputs/out- puts can be determined by writing a control word.
+5 V power supply. GND	-	Port C	Input and output	These are universal S-bit I/O ports. The direction of inputs/out- puts can be determined by writing a control word at 2 ports with 4 bits asch. When port A or port B is used in model 1 or mode 2 (port A only), they become control pins. Especially when port C is used as an output port, each bit can be set/reset independently.
GND				+5 V power supply.
				GND

- grifo® -


- ITALIAN TECHNOLOGY

285

	{ 0 = Reset { 1 = Set	D ₃ D ₂ D ₁ 0 0 0)	1 0 0	1 1 1	tion) operate as a ba operate as a ba operate as a ba this mode bit ports and tw bit ports and tw bit ports and tw are then possit e not latched, b	Group B	Low Order 4 Bits of Port C	Output	Input	Output	Input	Innut	Output	Input	Output	Output	Input	Output	Input	Output
		Port C PC0 PC	PC3 PC3	PC4 PCs	PC ₆	by Mode Output Dens ASM82C5555 at port. No co- at co- sed as two-8 sed as two-8 combination: The inputs at	0	Port B	Output	Output	Input	Input	Output	Input	Input	Output	Output	Input	Output	Output	Input
	 Definition of set/reset for a desired bit 	Definition of bit wanted to be set or reset	l			Operational Description by Nocde 1. Mode O (Basic input/output operation) Mode O makes the NARBASC55A to perate as a bas- ic input port or output port. No control signals such as interrupt request, the are are quered in this mode. All 24 bits can be used as two-8-bit ports and two 4-bit ports. Sixteen combinations are then possible for inputs/outputs. The inputs are not latched, but the outputs are.	Group A	High Order 4 Bits of Port C	Output	Output	Output	Output	Input	Input	Input	Output	Output	Output	Input	Input	Input
						Ğ.≓	Ð	Port A	Output	Output	Output	Output	Output	Output	Output	Input	Input	Input	Input	Input	Input
	<u>م</u>			đ		wapt Control Function When the MSMB2/CEFA is used in mode When the MSMB2/CEFA is used in mode tacturb the interrupt signal for uptur from port C. V tarrupt filtp-flop NTE is set beforehand at this is beforehand, however, the interrupt reques deby the bit set/reset of the interrupt reques deby the bit set/reset operation for port C virt Bit set + INTE is set + Interrupt allowed Bit reset + INTE is reset + Interrupt inhibited	-	°	0	-	•	- 0	5 -	- 0	-	0	- 0		0	-	0
				Control word identification flag Be sure to set to 0 for bit set/ reset.	(When set to 1, it becomes the control word to define a mode and input/output.)	rupt Control Function When the MSM32C5EA is used in π a 2, the interrupt signal for the CPU is interrupt request signal is output from por tramal fip-flop INTE is set beforehand at tested interrupt request signal is output tested interrupt research interrupt re- tested by the bit set/reset operation for port Bit nest → INTE is nest → interrupt allowed Bit nest → interrupt allowed		ō	•	0	-	- 0		, -	-	0	o .		0	0	-
				Control word identification fl Be sure to set to 0 for bit set/ reset.	pecorr fine a	s use the C put fri aforet of the of the tion fc tion fc	P	D D	•	•	0	0		0	0	0	0 0	, 0	0	•	•
	4]	l iden t to 0	1, it l to de tput.	55A i al for is out set bi st sig eset o opera opera	Control Word	3	•	•					-	0	00		+-	-	-
[2		Don't Care	I word	set to word but/ou	retion A82C A82C A82C A82C A82C A82C A82C A82C	Çontr	5 D4	•	•	_			_	•	-				-	-
╟			Don	Contro Be sure reset.	When ontro nd inp	MSN MSN MSN MSN MSN MSN MSN for the trupt for the trupt for the trupt for the trupt for the trupt for the trupt for the trupt for the trupt for the trupt MSN MSN MSN MSN MSN MSN MSN MSN MSN MSN		D ₆ D ₅	0 0	0 0		_			0	0 0	00	+		0 0	0
	å <u> </u>		J	4	200	on the he intro- diffip-inte foreh: t ↓ IN set ↓ IN		D, D	-	-	-	-	-		-	-		+	+	-	-
	6					Interrupt Control Function mode ∠ the interrupt signal for the CPU is provided. mode ∠, the interrupt signal for the CPU is provided. The interrupt request signal is unterly from port C. When the interrupt request signal is output. When it is react beforehand, however, the interrupt request sig- mal is not output. The surfacet of part of virtually. Bit set + INTE is set + Interrupt allowed Bit reset + INTE is set + Interrupt allowed Bit reset + INTE is set + Interrupt inhibited		1, pe	-	2	8	+	+	-	œ	6	₽ :	+	+	14	15

— grifo®

-



5

I/O-MSM82C55A-2RS/GS/VJS

OPERATIONAL DESCRIPTION

Control Logie Operations by addresses and control signals, e.g., read and write, etc. are as shown in the table below:

Operation	Port A →Data Bus	Port B → Data Bus	Port C →Data Bus	Data Bus → Port A	Data Bus →Port B	Data Bus → Port C	Data Bus →Control Ragister	Illegal Condition	Data bus is in the high impedance status.
<u>B</u>	0	0	0	-	-	ŀ	-	0	×
WR	1	-	1	0	0	0	0	-	×
S	0	0	0	0	0	0	0	0	-
A1 A0	0	-	0	0	1	0	-	+	×
A1	0	0	-	0	0	-	-	-	×
Operation		Input			Output		Control		Others



386


●®

(bus

Port C function Allocation in Mode 1 Combination of Group 8: Input Group 8: Output Out

I/O-MSM82C55A-2RS/GS/VJS

 Mode 1 (Strobe input/output operation)
 In mode 1, the strobe, interrupt and other control signals are used when input/output operations are made from a specified port. This mode is available for both groups A and B. In group A at this time, port A is used as the data line and port C as the control signal.
 Following is a description of the input operation in model 1.
 Following is a description of the input operation in model 1.
 Following is a description of the input operation in model 1.
 Following is a description of the input operation in model 1.
 Following is a description of the input operation in model 1.
 Following is a description of the input operation in model 1.
 Following is a description of the input operation in model 1.
 Following is a description of the input operation in model 1.
 Following is a description of the input operation in model 1.
 Following is a description of the input operation in model 1.
 Following is a description of the input operation in model 1.
 Following is a description of the input operation in model 1.
 Following is a description of the input operation in model 1.
 Following is a description of the input operation in the CPU and the part information in the CPU and the data is into output to the CPU and the data is into output to the input latch. This signal when turned to high level in the relating edge of FIB and to low level at the rising edge of FIB.
 Following the edata is forthed into the input latch. This signal turns to high level in the relating edge of FIB.
 Intervent equest signal for the CPU of the edata ison output to the information the input latch. This signal turns to high level into the input latch. This signal turns to high level into the input latch. This signal turns to high level into the input latch. This signal turns the information the transmal liNTE (fip-fipoli s N




288


289

– grifo[®] -

••)(bu*r*)

abaco





PIO 01

291

Page	B-6
Iusc	\boldsymbol{D} \boldsymbol{U}

4. When Group A is Different in Mode from Group B Group A and group B can be used by setting them in different modes each other at the same time. When either group is set to model or mode 2, it is

possible to set the one not defined as a control pin in port C to both input and output as a port which perates in mode 0 at the 3rd and 0th bits of the control word.

(Mode combinations that define no control bit at port C)

	Group A	Group B				Port C	ţc			
, I			PC,	PC6	PC5	PC4	PC ₃	PC ₂	PC1	PC0
	Mode 1 input	Mode 0	0/1	0/1	18FA	<u>stb</u> a	INTRA	0/1	0/1	0/1
	Mode 0 output	Mode 0	<u>OBF</u> A	ACKA	0/1	0/1	INTRA	0/1	0/1	0/1
	Mode 0	Mode 1 input	0/1	0/1	0/1	0/1	0/1	STBB	IBF _B	INTRB
	Mode 0	Mode 1 output	0/1	0/1	0/1	0/1	0/1	ACKB	OBFB	INTRB
	Mode 1 input	Mode 1 input	0/1	0/1	IBFA	<u>stb</u> a	INTRA	STBB	IBFB	INTRB
	Mode 1 input	Mode 1 output	0/1	0/1	iBFA	<u>STB</u> A	INTRA	ACKB	<u>OBF</u> B	INTRB
	Mode 1 output	Mode 1 input	<u>OBF</u> A	ACKA	0/1	0/1	INTRA	<u>stb</u> b	IBFB	INTRB
	Mode 1 output	Mode 1 output	OBFA	ACKA	0/1	0/1	INTRA	ACKB	OBFB	INTRB
	Mode 2	Mode 0	OBFA	ACKA	IBFA	<u>stb</u> a	INTRA	0/1	0/1	0/1
			Cont	Controlled at the 3rd bit (D3) of the control word	he 3rd bit itrol word	(D3)	Cont	rolled at the Oth bit of the control word	Controlled at the Oth bit (DO) of the control word	(DO)

F

When the I/O bit is set to input in this case, it is possible to access data by the normal port C read operation. When set to output, $PC7 \sim PC4$ bits can be acWien set to output, the bit set/reset function only. Meanwhile. 3 bits from PC2 to PC0 can be accessed by normal write operation.

The bit set/reset function can be used for all of $PC3 \sim PC0$ bits. Note that the status of port C vertes according to the combination of modes like this.

- I/O·MSM82C55A-2RS/GS/VJS

-99-96-0

5. Port When in ei	Port C Status Read When port C is used for the control signal, that is, in either mode 1 or mode 2, each control signal and	l sed for the co or mode 2, eau	ontrol sign ch control	al, that is, signal and		bus status signal can be read out by reading the content of port C. The status read out is as follows:	ignal can ort C. ad out is a	be read is follows:	out by re	ading the
	v - 1000				Stat	Status read on the data bus	the data t	sno		
			D,	D۶	Ds	D4	D3	D2	D1	Do
-	Mode 1 input	Mode 0	0/1	0/1	1BFA	INTEA	INTRA	0/1	0/1	0/1
7	Mode 1 output	Mode 0	OBFA	INTEA	0/1-	0/1	INTRA	0/1	0/1	0/1
e	Mode 0	Mode 1 input	0/1	0/1	0/1	0/1	0/1	INTEB	IBF _B	INTRB
4	Mode 0	Mode 1 output	0/1	0/1	0/1	0/1	0/1	INTEB	<u>OBF</u> B	INTRB
5	Mode 1 input	Mode 1 input	0/1	0/1	IBFA	INTEA	INTRA	INTEB	IBF _B	INTRB
g	Mode 1 input	Mode 1 output	0/1	0/1	IBFA	INTEA	INTRA	INTEB	<u>OBF</u> B	INTRB
٢	Mode 1 output	Mode 1 input	<u>obf</u> a	INTEA	0/1	0/1	INTRA	INTEB	IBFB	INTRB
œ	Mode 1 output	Mode 1 output	<u>OBF</u> A	INTEA	0/1	0/1	INTRA	INTEB	<u>obf</u> b	INTRB
6	Mode 2	Mode 0	<u>OBF</u> A	INTE	18FA	INTE2	INTRA	0/1	0/1	0/1
5	Mode 2	Mode 1 input	<u>OBF</u> A	INTE1	IBFA	INTE2	INTRA	INTEB	IBFB	INTRB
Ę	Mode 2	Mode 1 output	OBFA	INTE	1BFA	INTE2	INTRA	INTEB	<u>obf</u> b	INTRB

●•

(bus

becomes the input mode at a high level pulse above 500 ns. 6. Reset of MSMB2C55A Be sure to keep the RESET signal at power ON in the high level at least for 50 µs. Subsequently, it

- grifo® -

Note: Comparison of MSM82C55A-5 and MSM82C55A-2

MSM82C554.5 There a write command is executed to the command register, the internal latch is cleared in PORTA PORTC. For instance, ODH is output at the bagining of a write command when the output port is sasigned. However, if PORTB is not cleared at this time, PORTB is unstable. In other words, PORTB only outputs ineffective data (unstable value according to the device) during the period from after a write command is executed till the first data is written to PORTB.

MSNB2C55A-2 After a write command is executed to the command register, the internal latch is cleared in All Ports/PORTA, PORTB, PORTG). OOH is ontput at the beginning of a write command when the output port is assigned.

293

Rel. 5.00

PIO 01



APPENDIX C: ALPHABETICAL INDEX

SYMBOLS

+5 VDC 20

A

ABACO® BUS 4, 6, 18, 20, 24, 25, 27, 31, 33 ADDRESS SIGNALS 27 ADDRESSING AND INTERFACEMENT 4 ADDRESSING SPACE 6 ASTABLE 25

B

BASE ADDRESS27, 30BIBLIOGRAPHY39BOARD CONNNECTIONS20BOARD MAPPING27

С

CARD VERSION 1 CLK SIGNAL 25 CONNECTIONS 8 CONNECTORS 6 CN1 8 CN2 14 CN3 12 CN4 17 CN5 10 CN6 16 K1 18 CONTROL LOGIC 4 CURRENT CONSUMPTION 7 CURRENT FOR TTL LINES 7

D

DIGITAL I/O INTERFACES 26 DIP1 27, 30 DIP2 27, 30

E

ELECTRIC FEATURES 7 EXAMPLES OF MAPPING 28 EXTENDED ADDRESSING MODE 27 EXTERNAL CARDS 33

PIO 01 Rel. 5.00

(-abac	••••	(bu) —
L		

grifo[®] -

G

GENERAL DESCRIPTION 2 GENERAL FEATURES 6 GPC[®] 4, 19, 24, 25, 31

H

HARDWARE DESCRIPTION 27

I

INSTALLATION 8 INTERNAL REGISTERS ADDRESSING 30 INTERVENTION TIME 25 INTRODUCTION 1

J

JUMPERS212 PINS JUMPERS223 PINS JUMPERS226 PINS JUMPER218 PINS JUMPERS24

L

LED 20, 25

\mathbf{M}

MONOSTABLE 25

Ν

NORMAL ADDRESSING MODE 27

Р

PERIPHERAL DEVICES SOFTWARE DESCRIPTION 31
PERIPHERALS 4, 6
PHYSICAL FEATURES 6
PORT B OF SECTIONS 1 AND 2 8
PORT B OF SECTIONS 3 AND 4 14
PORTS A AND C OF SECTION 1 10
PORTS A AND C OF SECTION 2 12
PORTS A AND C OF SECTION 4 17
PORTS A AND C OF SECTION 3 16
POWER SUPPLY 7, 20
PPI 82C55 31



R

RELATIVE HUMIDITY **6** RESET AND WATCH DOG 25 RESET CIRCUITRY 20 RESET SIGNAL 25 RESOURCES 6

S

SIZE 6

Т

TECHNICAL FEATURES 6 TEMPERATURE RANGE 6 TR1 **31** TTL I/O LINES 5 TTL SIGNALS 20

V

VOLTAGE LEVEL OF TTL LINES 7

W

WAIT SIGNAL 24 WAIT STATE GENERATOR 4, 24 WATCH DOG 4 WATCH DOG **25**, **31** WD 31 WEIGHT 6

