


# LAD 15

Low cost Analog to Digital 15 bits

## TECHNICAL MANUAL



**grifo**<sup>®</sup>

ITALIAN TECHNOLOGY

Via dell' Artigiano, 8/6  
40016 San Giorgio di Piano  
(Bologna) ITALY

E-mail: [grifo@grifo.it](mailto:grifo@grifo.it)

<http://www.grifo.it>

<http://www.grifo.com>


Tel. +39 051 892.052 (a.r.) FAX: +39 051 893.661



LAD 15

Edition 5.10

Rel. 04 June 2001

, GPC<sup>®</sup>, grifo<sup>®</sup>, are trade marks of grifo<sup>®</sup>

# LAD 15

Low cost Analog to Digital 15 bits

## TECHNICAL MANUAL

Eurocard format size 100x160 mm; interface to **ABACO**<sup>®</sup> industrial BUS; 16 analog to digital conversion lines with resolution **15 bits plus sign**; 2.5 conversions per second; **2** independent A/D converter sections based on as many **TSC 800** double slope **precision converters**; voltage full range  $\pm 3.2768$ ; noise reduction **low-pass filter** on each analog input; **DC/DC converter** on board to generate all the voltages needed by A/D sections; continuous or single conversion mode; **2** software readable **TTL inputs**; **2** software manageable **activity LEDs**; I/O mapping through on board dip switch; only as low as **4 bytes** taken; **2** standard 20 pins low profile connectors for analog signals input; input impedance greater than **10 M $\Omega$** ; direct interfacement to **FBC** field modules; unique power supply **+5Vdc**

**grifo**<sup>®</sup>

ITALIAN TECHNOLOGY

Via dell' Artigiano, 8/6  
40016 San Giorgio di Piano  
(Bologna) ITALY

E-mail: grifo@grifo.it

<http://www.grifo.it>

<http://www.grifo.com>


Tel. +39 051 892.052 (a.r.) FAX: +39 051 893.661



LAD 15

Edition 5.10

Rel. 04 June 2001

, GPC<sup>®</sup>, grifo<sup>®</sup>, are trade marks of grifo<sup>®</sup>

## DOCUMENTATION COPYRIGHT BY grifo<sup>®</sup>, ALL RIGHTS RESERVED

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, either electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written consent of **grifo<sup>®</sup>**.

### IMPORTANT

Although all the information contained herein have been carefully verified, **grifo<sup>®</sup>** assumes no responsibility for errors that might appear in this document, or for damage to things or persons resulting from technical errors, omission and improper use of this manual and of the related software and hardware.

**grifo<sup>®</sup>** reserves the right to change the contents and form of this document, as well as the features and specification of its products at any time, without prior notice, to obtain always the best product.

For specific informations on the components mounted on the card, please refer to the Data Book of the builder or second sources.

### SYMBOLS DESCRIPTION

In the manual could appear the following symbols:




Attention: Generic danger



Attention: High voltage

### Trade Marks

 , GPC<sup>®</sup>, grifo<sup>®</sup> : are trade marks of grifo<sup>®</sup>.

Other Product and Company names listed, are trade marks of their respective companies.

# GENERAL INDEX

INTRODUCTION .....	1
CARD VERSION .....	1
GENERAL INFORMATION .....	2
INTERFACING AND ADDRESSING .....	4
CONTROL LOGIC .....	4
CLOCK .....	4
REFERENCE VOLTAGES .....	4
DC/DC CONVERTER .....	4
A/D CONVERTER .....	5
MULTIPLEXER .....	5
TTL INPUT SIGNALS AND ACTIVITY LEDS .....	5
TECHNICAL FEATURES .....	6
GENERAL FEATURES .....	6
PHYSICAL FEATURES .....	6
ELECTRIC FEATURES .....	8
INSTALLATION .....	10
CONNECTIONS .....	10
CN1 - ANALOG INPUTS SECTION A CONNECTOR .....	10
CN2 - ANALOG INPUTS SECTION B CONNECTOR .....	12
K1 - CONNECTOR FOR ABACO® BUS .....	14
VISUAL SIGNALATIONS .....	16
POWER SUPPLY .....	16
JUMPERS .....	18
2 PINS JUMPERS .....	18
TRIMMERS AND CALIBRATION .....	20
RESET CIRCUITRY .....	22
BOARD CONNECTIONS .....	22
TEST POINT .....	22
HARDWARE DESCRIPTION .....	23
BOARD MAPPING .....	23
INTERNAL REGISTERS ADDRESSING .....	25
PERIPHERAL DEVICES SOFTWARE DESCRIPTION .....	26
MULTIPLEXER .....	26
ACTIVITY LEDS .....	27
TTL DIGITAL INPUTS .....	27
A/D CONVERTER TSC 800 .....	28
SINGLE CONVERSION .....	30
CONTINUOUS CONVERSION .....	33

**EXTERNAL CARDS ..... 36**

**BIBLIOGRAPHY ..... 41**

**APPENDIX A: ALPHABETICAL INDEX ..... A-1**



# FIGURES INDEX

<b>FIGURE 1: BLOCK DIAGRAM</b> .....	<b>3</b>
<b>FIGURE 2: COMPONENTS MAP</b> .....	<b>7</b>
<b>FIGURE 3: CONNECTORS, DIP-SWITCH, JUMPERS, TRIMMES, ETC. LOCATION</b> .....	<b>9</b>
<b>FIGURE 4: CN1 - ANALOG INPUTS CONNECTOR SECTION A</b> .....	<b>10</b>
<b>FIGURE 5: SECTION A A/D CONVERTER BLOCK DIAGRAM</b> .....	<b>11</b>
<b>FIGURE 6: CN2 - ANALOG INPUTS CONNECTOR SECTION B</b> .....	<b>12</b>
<b>FIGURE 7: SECTION B A/D CONVERTER BLOCK DIAGRAM</b> .....	<b>13</b>
<b>FIGURE 8: K1 - CONNECTOR FOR ABACO® BUS</b> .....	<b>14</b>
<b>FIGURE 9: VISUAL SIGNALATIONS TABLE</b> .....	<b>16</b>
<b>FIGURE 10: LEDs LOCATION</b> .....	<b>17</b>
<b>FIGURE 11: JUMPERS SUMMARIZING TABLE</b> .....	<b>18</b>
<b>FIGURE 12: 2 PINS JUMPERS TABLE</b> .....	<b>18</b>
<b>FIGURE 13: JUMPERS LOCATION</b> .....	<b>19</b>
<b>FIGURE 14: CARD PHOTO</b> .....	<b>21</b>
<b>FIGURE 15: INTERNAL REGISTERS ADDRESSING TABLE</b> .....	<b>25</b>
<b>FIGURE 16: SINGLE CONVERSION FLOW CHART</b> .....	<b>31</b>
<b>FIGURE 17: CONTINUOUS CONVERSION FLOW CHART</b> .....	<b>35</b>
<b>FIGURE 18: POSSIBLE CONNECTIONS DIAGRAM</b> .....	<b>39</b>



## INTRODUCTION

The use of these devices has turned - IN EXCLUSIVE WAY - to specialized personnel.

The purpose of this handbook is to give the necessary information to the cognizant and sure use of the products. They are the result of a continual and systematic elaboration of data and technical tests saved and validated from the manufacturer, related to the inside modes of certainty and quality of the information.

The reported data are destined- IN EXCLUSIVE WAY- to specialized users, that can interact with the devices in safety conditions for the persons, for the machine and for the environment, impersonating an elementary diagnostic of breakdowns and of malfunction conditions by performing simple functional verify operations , in the height respect of the actual safety and health norms.

The informations for the installation, the assemblage, the dismantlement, the handling, the adjustment, the reparation and the contingent accessories, devices etc. installation are destined - and then executable - always and in exclusive way from specialized warned and educated personnel, or directly from the TECHNICAL AUTHORIZED ASSISTANCE, in the height respect of the manufacturer recommendations and the actual safety and health norms.

The devices can't be used outside a box. The user must always insert the cards in a container that respect the actual safety normative. The protection of this container is not threshold to the only atmospheric agents, but specially to mechanic, electric, magnetic, etc. ones.

To be on good terms with the products, is necessary guarantee legibility and conservation of the manual, also for future references. In case of deterioration or more easily for technical updates, consult the AUTHORIZED TECHNICAL ASSISTANCE directly.

To prevent problems during card utilization, it is a good practice to read carefully all the informations of this manual. After this reading, the user can use the general index and the alphabetical index, respectly at the begining and at the end of the manual, to find information in a faster and more easy way.

## CARD VERSION

The present handbook is reported to the **LAD 15** card release **071191** and later. The validity of the bring informations is subordinate to the number of the card release. The user must always verify the correct correspondence among the two denotations. On the card the release number is present in more points both board printed diagram (serigraph) and printed circuit (for example between resistor network RR5 and capacitor C52 in the bottom right side of the card both on the component side and on the solder side).



## GENERAL INFORMATION

**LAD 15** (Low cost Analog to Digital converter 12 bits) is a powerful Eurocard format card, provided with **ABACO**® industrial BUS interface. This card belongs to the analog peripherals units list and, in specific, its purpose is to provide sixteen high precision Analog to Digital conversion lines.

Two independent A/D Converter circuitries, based on as many **TSC 800**, warrant a complete separation of the signals. A/D circuitry features **15 bits** of resolution plus sign, 2.5 conversions per second and full range **3.2768 Vdc**. The analog signals are connected through two standard 20 pins low profile connector, 8 analog lines per connector.

Each line is provided with a low-pass filter to enhance noise immunity.

A DC/DC converter is charged to generate all the voltages essential for the correct working from the unique power supply of +5 Vdc.

**LAD 15** board features also two TTL signals that allow to improve the board functionalities; for example it is possible to perform conversions triggered by specific signals coming from external devices.

The two 20 pins output connectors allow an immediate interfacing to modules for the field, like BLOCK type **FBC**, that untangle the signals from the flat cable to comfortable quick release screw terminal connectors.

Two frontal LEDs are completely software manageable so the user can employ them as activity LEDs.

**LAD 15** card can be driven through any CPU board in the **ABACO**® listing and takes as low as 4 contiguous bytes in the addressing space.

**LAD 15** is the ideal component for all the applications where good conversion speed, very high precision, several lines and low costs are required.

Amongst its various applications we would want to remark: interfacement to transducers, like pressure, temperature, humidity, optical sensors, etc.

Overall features of **LAD 15** are as follows:

- Eurocard format size 100x160 mm
- Interface to **ABACO**® industrial BUS
- 16 analog to digital conversion lines with resolution **15 bits plus sign**
- 2.5 conversions per second
- **2** independent A/D converter sections based on as many **TSC 800** double slope precision converters
- Voltage full range  $\pm 3.2768$ ; noise reduction low-pass filter on each analog input
- **DC/DC converter** on board to generate all the voltages needed by A/D sections
- Continuous or Single conversion mode
- **2** software readable **TTL inputs**
- **2** software manageable **activity LEDs**
- I/O mapping through on board dip switch
- Only as low as **4 bytes** taken
- 2 standard 20 pins low profile connectors for analog signals input
- Input impedance greater than **10 M $\Omega$**
- Direct interfacement to **FBC** field modules
- Unique power supply **+5Vdc**




FIGURE 1: BLOCK DIAGRAM

Here follows a description of **LAD 15** board's functional blocks, with an indication of the operations performed by each one. To easily locate these blocks and verify their connections please refer to figure 1.

## INTERFACING AND ADDRESSING

This section manages the data exchange between control logic and command board through **ABACO® BUS**. In particular, all written or read data transit across this section that, in addition, provides the board I/O management in a 256 or 512 bytes addressing space, by setting the dip switch **DIP1**.

For further information please refer to the chapter dedicated to board's software description.

## CONTROL LOGIC

This section generates all the chip select signals needed to access the several peripherals on **LAD 15** boards. Using this section the programmer can interact to the board's several sections, verifying their status, setting configuration of A/D converters, etc.

All this can be done through a simple software management based on **ABACO® BUS**, to which the control logic connects through the interfacing and addressing section. For further information please refer to chapter "PERIPHERAL DEVICES SOFTWARE DESCRIPTION".

## CLOCK

**LAD 15** is provided with an oscillator circuit to generate the clock signals independently needed by the two A/D converter sections. Required frequencies are generated from a 2.4576 MHz quartz. Such frequency determines the time succession of the several A/D conversion phases process, its value has been chosen to optimize both conversion time and noise immunity.

## REFERENCE VOLTAGES

A specific precision circuitry is charged to generate the reference voltages (**Vref**) required by the A/D converters. Such voltage is perfectly stabilized and independent from the board supply and temperature variations, so to increase **LAD 15** precision and reliability.

Each A/D converter has its own independent **Vref** setting.

For further information please see paragraph "TRIMMERS AND CALIBRATION".

## DC/DC CONVERTER

A positive booster installed on **LAD 15** board is charged to provide the voltages needed by the digital to analog conversion section. Such DC/DC converter generates the -5 Vdc voltage starting from the unique +5 Vdc power supply and needs no software management.

## A/D CONVERTER

**LAD 15** board features two independent A/D converter sections based on as many **TSC 800**, these are precision A/D converters that take advantage of the double slope technique. This allows to feature the same precision of standard double slope converters and, in addition, allows to reduce the effects due to input analog signal multiplexing and mains power supply rejection.

Overall features are:

- Measurement cycle is made of four phases: System zero, Signal integrate, Reference integrate and Integrator zero
- high noise immunity
- Max linearity and offset error  $\pm 3$  LSB
- Simple software management
- Single or continuous conversion mode
- High input impedance
- Analog internal circuitry requires no calibrations (self zero)
- Quick calibration after an input runs out of range

**TSC 800** is the ideal component for the typical application of industrial automation, where a good conversion speed and a very high grade of precision are required.

For further information about this component please refer to manufacturer documentation.

## MULTIPLEXER

The sixteen analog input signals are divided in two groups of 8 lines, such groups are multiplexed to the A/D converters sections inputs. The multiplexing sections of **LAD 15** are based on two solid state multiplexers that are directly software managed through the on board control logic.

For further information please see the chapter "PERIPHERAL DEVICES SOFTWARE DESCRIPTION".

## TTL INPUT SIGNALS AND ACTIVITY LEDES

**LAD 15** board features also two TTL signals that allow to improve the board potentialities; for example it is possible to perform conversions triggered by specific signals coming from external devices.

In addition two completely software manageable LEDs can be used as activity LEDs.

For further information please see the chapter "PERIPHERAL DEVICES SOFTWARE DESCRIPTION".

## TECHNICAL FEATURES

### GENERAL FEATURES

<b>On board resources:</b>	16 analog inputs (two 8 channels A/D converters) 2 TTL digital inputs 2 software manageable activity LEDs 1 eight pins dip switch to set I/O address
<b>BUS type:</b>	Industrial <b>ABACO</b> <sup>®</sup> 8 bits data BUS
<b>Addressing space:</b>	256 or 512 bytes
<b>Bytes taken:</b>	4
<b>On board peripherals:</b>	TSC 800
<b>A/D external clock frequency:</b>	2.4576 MHz
<b>A/D conversion speed:</b>	2.5 conversions per second
<b>A/D resolution:</b>	15 bits + sign
<b>A/D max linearity error:</b>	±3 LSB (*)
<b>A/D max differential non-linearity error:</b>	±0.5 LSB (*)
<b>A/D max offset error:</b>	±0.5 LSB (*)

### PHYSICAL FEATURES

<b>Size:</b>	Standard EUROCARD format 100x160 mm
<b>Weight:</b>	145 g
<b>Connectors:</b>	K1: DIN 41612 64 pins M 90° A+C type C CN1: 20 pins low profile M 90° CN2: 20 pins low profile M 90°
<b>Temperature range:</b>	from 0 to 70° C
<b>Relative humidity:</b>	20% up to 90% (without condensing)

(\*) Values referred to a working temperature of 25 °C




FIGURE 2: COMPONENTS MAP

**ELECTRIC FEATURES**

<b>Power supply:</b>	+5 Vdc $\pm$ 5%
<b>Current consumption:</b>	160 mA
<b>A/D input impedance:</b>	greater than 10 M $\Omega$
<b>Analog inputs:</b>	$\pm$ 3.2768 Vdc
<b>A/D reference voltages:</b>	Generated on board
<b>Noise reduction filters:</b>	Low-pass filters
<b>TTL voltage levels:</b>	0 Vdc (low level); +5 Vdc (high level)




FIGURE 3: CONNECTORS, DIP-SWITCH, JUMPERS, TRIMMES, ETC. LOCATION



## INSTALLATION

In this chapter there are the information for a right installation and correct use of **LAD 15** card. The user can find the location and functions of each connectors, LEDs, trimmer and some explanatory diagrams.


### CONNECTIONS

The board has three connectors that can be linkeded to other devices or directly to the field, according to system requirements. In this paragraph there are connectors pin outs, a short signals description (including the signals direction) and connectors location, plus some figures that describe how the interface signals are connected on the card. To easily locate the connectors please refer to figure 3.

#### **CN1 - ANALOG INPUTS SECTION A CONNECTOR**

The connector for the eight analog inputs and the TTL digital input section A, called CN1, is a 20 pins low profile male 90 degrees connector with 2.54 mm pitch.

The lines available on CN1 feature high input impedance and a low-pass filter to reduce the electric noise coming from the external world. The signals on these lines may vary in the range  $\pm 3.2768$  Vdc. Signals placement on the connector has been designed to reduce problems of noise and interference and to warrant a good transmission quality.



**FIGURE 4: CN1 - ANALOG INPUTS CONNECTOR SECTION A**

Signals description:

- CHA.n** = I - A/D channel n-th section A input
- AGNDA.n** = I - A/D channel n-th section A input analog ground and shielding line
- INPA** = I - Digital TTL input A
- +5 Vdc** = O - +5 Vdc power supply
- GND** = - Ground




FIGURE 5: SECTION A A/D CONVERTER BLOCK DIAGRAM

## CN2 - ANALOG INPUTS SECTION B CONNECTOR

The connector for the eight analog inputs and the TTL digital input section B, called CN2, is a 20 pins low profile male 90 degrees connector with 2.54 mm pitch.

The lines available on CN2 feature high input impedance and a low-pass filter to reduce the electric noise coming from the external world. The signals on these lines may vary in the range  $\pm 3.2768$  Vdc. Signals placement on the connector has been designed to reduce problems of noise and interference and to warrant a good transmission quality.




FIGURE 6: CN2 - ANALOG INPUTS CONNECTOR SECTION B

Signals description:

<b>CHB.n</b>	= I - A/D channel n-th section B input
<b>AGNDB.n</b>	= I - A/D channel n-th section B input analog ground and shielding line
<b>INPB</b>	= I - Digital TTL input B
<b>+5 Vdc</b>	= O - +5 Vdc power supply
<b>GND</b>	= - Ground




FIGURE 7: SECTION B A/D CONVERTER BLOCK DIAGRAM

## K1 - CONNECTOR FOR ABACO® BUS

The connector for **ABACO® industrial BUS**, called K1 on the board, is a DIN 41612, male, a 90 °, type C, A+C.

Here follows the pin-out of the connector installed on **LAD 15**, in addition there is the standard 8 bits and 16 bits **ABACO® BUS** pin-out.

Please remark that all the signals here described are TTL, except for the power supplies.

<b>A</b> <b>16 bit BUS</b>	<b>A</b> <b>8 bit BUS</b>	<b>A</b> <b>LAD 15</b>	<b>PIN</b>	<b>C</b> <b>LAD 15</b>	<b>C</b> <b>8 bit BUS</b>	<b>C</b> <b>16 bit BUS</b>
GND	GND	GND	1	GND	GND	GND
+5 Vdc	+5 Vdc	+5 Vdc	2	+5 Vdc	+5 Vdc	+5 Vdc
D0	D0	D0	3	N.C.		D8
D1	D1	D1	4	N.C.		D9
D2	D2	D2	5	N.C.		D10
D3	D3	D3	6	N.C.	/INT	/INT
D4	D4	D4	7	N.C.	/NMI	/NMI
D5	D5	D5	8	N.C.	/HALT	D11
D6	D6	D6	9	N.C.	/MREQ	/MREQ
D7	D7	D7	10	/IORQ	/IORQ	/IORQ
A0	A0	A0	11	/RD	/RD	/RDLDS
A1	A1	A1	12	/WR	/WR	/WRLDS
A2	A2	A2	13	N.C.	/BUSAK	D12
A3	A3	A3	14	N.C.	/WAIT	/WAIT
A4	A4	A4	15	N.C.	/BUSRQ	D13
A5	A5	A5	16	/RESET	/RESET	/RESET
A6	A6	A6	17	/M1	/M1	/IACK
A7	A7	A7	18	N.C.	/RFSH	D14
A8	A8	A8	19	N.C.	/MEMDIS	/MEMDIS
A9	A9	N.C.	20	N.C.	VDUSEL	A22
A10	A10	N.C.	21	N.C.	/IEI	D15
A11	A11	N.C.	22	N.C.		
A12	A12	N.C.	23	N.C.	CLK	CLK
A13	A13	N.C.	24	N.C.		/RDUDS
A14	A14	N.C.	25	N.C.		/WRUDS
A15	A15	N.C.	26	N.C.		A21
A16		N.C.	27	N.C.		A20
A17		N.C.	28	N.C.		A19
A18		N.C.	29	N.C.	/R.T.	/R.T.
+12 Vdc	+12 Vdc	N.C.	30	N.C.	-12 Vdc	-12 Vdc
+5 Vdc	+5 Vdc	+5 Vdc	31	+5 Vdc	+5 Vdc	+5 Vdc
GND	GND	GND	32	GND	GND	GND

FIGURE 8: K1 - CONNECTOR FOR ABACO® BUS

## Signals description:

## 8 bits CPU

<b>A0-A15</b>	=	O	- Address BUS
<b>D0-D7</b>	=	I/O	- Data BUS
<b>/INT</b>	=	I	- Interrupt request
<b>/NMI</b>	=	I	- Non Maskable Interrupt
<b>/HALT</b>	=	O	- Halt state
<b>/MREQ</b>	=	O	- Memory Request
<b>/IORQ</b>	=	O	- Input Output Request
<b>/RD</b>	=	O	- Read cycle status
<b>/WR</b>	=	O	- Write cycle status
<b>/BUSAK</b>	=	O	- BUS Acknowledge
<b>/WAIT</b>	=	I	- Wait
<b>/BUSRQ</b>	=	I	- BUS Request
<b>/RESET</b>	=	O	- Reset
<b>/M1</b>	=	O	- Machine cycle one
<b>/RFSH</b>	=	O	- Refresh for dynamic RAM
<b>/MEMDIS</b>	=	I	- Memory Display
<b>VDUSEL</b>	=	O	- VDU Selection
<b>/IEI</b>	=	I	- Interrupt Enable Input
<b>CLK</b>	=	O	- System clock
<b>R.B.</b>	=	I	- Reset button
<b>+5 Vdc</b>	=	I	- Power supply at +5 Vdc
<b>+12 Vdc</b>	=	I	- Power supply at +12 Vdc
<b>-12 Vdc</b>	=	I	- Power supply at -12 Vdc
<b>GND</b>	=		- Ground signal

## 16 bits CPU

<b>A16-A22</b>	=	O	- Address BUS
<b>D8-D15</b>	=	I/O	- Data BUS
<b>/RD UDS</b>	=	O	- Read Upper Data Strobe
<b>/WR UDS</b>	=	O	- Write Upper Data Strobe
<b>/IACK</b>	=	O	- Interrupt Acknowledge
<b>/RD LDS</b>	=	O	- Read Lower Data Strobe
<b>/WR LDS</b>	=	O	- Write Lower Data Strobe

**NOTE**

Directionality indications as above stated are referred to a master (**GPC®**) board and have been kept untouched to avoid ambiguity in case of multi-boards systems.

## VISUAL SIGNALATIONS

**LAD 15** card is provided with four signalation LEDs to show several status information, as described in the following table:

LED	COLOUR	PURPOSE
LD1	Green	Software managed activity LED.
LD2	Green	Software managed activity LED.

**FIGURE 9: VISUAL SIGNALATIONS TABLE**

The main purpose of LEDs is to show a visual indication about the card's status, making so easier debug and verify operations. All the LEDs are in the front of the board, near connector CN1. To easily locate these visual signalations please refer to figure 10.

## POWER SUPPLY



**LAD 15** is provided with an efficient circuitry that solves in a comfortable and simple way the problem of the board's supply, under any condition of use.

Here follow the voltages needed:

**+5 Vdc:** Supplies the on board logic; must be in the range  $+5 \text{ Vdc} \pm 5\%$  and must be provided through the specific pins of connector K1 (**ABACO**<sup>®</sup> BUS).

A positive booster installed on **LAD 15** board is charged to provide the voltages needed by the digital to analog conversion section. Such DC/DC converter generates the voltages needed starting from the unique +5 Vdc power supply and needs no software management.

To warrant great immunity to external noise and so a correct working of the board, it is essential that +5 Vdc tension is galvanically isolated.



LAD 15 LEDs front view

FIGURE 10: LEDs LOCATION



## JUMPERS

On **LAD 15** board there are 2 jumpers for card configuration. Below there is the jumpers list, location and function.

JUMPERS	N. PINS	PURPOSE
J1	2	It selects the addressing range for the board between 256 bytes or 512 bytes.
J2	2	It selects the connection modality for signal /M1 coming from <b>ABACO®</b> BUS on the board.

**FIGURE 11: JUMPERS SUMMARIZING TABLE**

The following table describes all the right connections of **LDA 15** jumpers with their relative functions. To recognize these valid connections, please refer to the board printed diagram (serigraph) or to figure 2 of this manual, where the pins numeration is listed; for recognizing jumpers location, please refer to figure 13.

The "\*" used in the following tables, denotes the default connection, or on the other hand the connection set up at the end of testing phase, that is the configuration the User receives.

## 2 PINS JUMPERS

JUMPER	CONNECTION	PURPOSE	DEF.
J1	not connected	Selects the 256 bytes addressing range.	*
	connected	Selects the 512 bytes addressing range, connecting also address line A8 to interfacing and addressing circuitry.	
J2	not connected	Addressing and interfacing circuitry does not manage /M1 signal coming from <b>ABACO®</b> BUS.	*
	connected	Addressing and interfacing circuitry manages /M1 signal coming from <b>ABACO®</b> BUS.	

**FIGURE 12: 2 PINS JUMPERS TABLE**




FIGURE 13: JUMPERS LOCATION

## TRIMMERS AND CALIBRATION

On **LAD 15** board there are three trimmers, called **TR1**, **TR2** and **TR3** that calibrate the output voltages of the A/D converter sections; in detail they allow to set reference voltage for both sections. The **LAD 15** is subjected to a careful test that verifies and calibrates all the card sections.

The calibration is executed in laboratory, with a controlled +20° C room temperature, following these steps:

- First the coarse calibration is performed through trimmer **TR2**; on a pin of resistor R4 there must be the reference voltage 2.490 V. This value is very important to minimize the effects of thermal derives.
- Trimmer **TR1** is used to calibrate the reference voltage of A/D converter on section **A**. In detail, the full range voltage is provided to each input of the section through a calibrator, then the trimmer value is changed until the correspondance between the analog input signal and the combination read from A/D is verified using a 5 digits precision multimeter connected opportunely to the test points. This check is performed with a reference signal connected to A/D inputs and testing that the A/D combination and the theoric combination differ at maximum of the A/D section errors sum.
- Trimmer **TR3** is used to calibrate the reference voltage of A/D converter on section **B**. In detail, the full range voltage is provided to each input of the section through a calibrator, then the trimmer value is changed until the correspondance between the analog input signal and the combination read from A/D is verified using a 5 digits precision multimeter connected opportunely to the test points. This check is performed with a reference signal connected to A/D inputs and testing that the A/D combination and the theoric combination differ at maximum of the A/D section errors sum.
- The trimmers are blocked with paint.

The analog interfaces use high precision components that are selected during mounting phase to avoid complicate and long calibration procedures. After the calibration, the on board trimmers are blocked with paint to mantain calibration also in presence of mechanic stresses (vibrations, movings, delivery, etc.).

The user most not intervent on the circuit that generates the reference voltage, however if this should be necessary (example: for time derives) then he/she must follow the above mentioned procedure. To easily locate the above mentioned components please refer to figure 3.




FIGURE 14: CARD PHOTO

## RESET CIRCUITRY

**LAD 15** performs an efficient circuitry that, after a power on occurred or a /RESET signal from **ABACO®** BUS activated, sets the on board resources in the following status:

A/D converter sections A and B:	Not initialized
Multiplexer sections A and B:	Channel 0 selected
Activity LEDs LD1, LD2:	OFF

The purpose of this circuitry is to avoid random setting and/or unwanted changes and to warrant a known status during this critical phase.

## BOARD CONNECTIONS

To prevent possible connecting problems between **LAD 15** board and the external systems, the user has to read carefully the information of the previous paragraphs and he must follow these instructions:

- The TTL signals can be connected directly only to a device featuring the same type of interface. About the correspondance between logic signals and TTL output status, remember that a logic **0** generates a TTL 0 Vdc, while a logic **1** generates a TTL +5 Vdc.
- The analog inputs (A/D section) must be connected to signals in the range:  $\pm 3.2768$  Vdc . Please remember that the analog inputs available on CN1 and CN2 feature a low-pass filter to reduce noise from external world, that warrants greater safety and stability for the signal.

## TEST POINT

The board is provided with four test points called TP1÷4, that allow to read, through a galvanically isolated multimeter, the reference voltages calibrated in laboratory and whose values are 1.6384 Vdc, used by the A/D converter sections:

TP1	-> Reference voltage of A/D section A
TP2	-> Ground (GND)
TP3	-> Reference voltage of A/D section B
TP4	-> Ground (GND)

Vref's are perfectly stabilized and completely independent from power supply voltage. To easily locate the test point contacts please refer to figure 3, while for further information about reference signals please refer to the paragraph "TRIMMER AND CALIBRATION".

## HARDWARE DESCRIPTION

This chapter provides all the hardware informations needed to use **LAD 15** board. Here the user will find information about I/O card mapping and on board peripheral devices addressing.

### BOARD MAPPING

**LAD 15** board is mapped into a **4** bytes I/O addressing space, that can be mapped starting from different base addresses according to how the board is configured. This feature allows to use several **LAD 15** cards on the same **ABACO®** BUS, or to install them on a BUS where other peripheral modules are installed obtaining a structure that can be expanded without any difficulty or modifications to the application software.

The base address can be defined through the specific BUS interface circuitry on the board itself; this circuitry uses the eight pins dip switch called **DIP1**, from which it reads the address set by the user. Here follows the corrispondance between dips configuration and address signals.

DIP1.1	->	<b>OFF</b>	<i>256 bytes addressing space (J1 not connected)</i>
		Address A8	<i>512 bytes addressing space (J1 connected)</i>
DIP1.2	->	<i>Not Used</i>	
DIP1.3	->	Address A2	
DIP1.4	->	Address A3	
DIP1.5	->	Address A4	
DIP1.6	->	Address A5	
DIP1.7	->	Address A6	
DIP1.8	->	Address A7	

These dips are driven in complemented logic, this means that if a switch is **ON** generates a **logic zero**, viceversa if a switch is **OFF** generates a **logic one**.

Jumper J1, as previously described, selects the addressing range for card mapping. If the 256 bytes addressing range is selected (addresses from 00H to FFH) then DIP1.1 must be OFF to address the board correctly, while if the 512 bytes addressing range is selected (addresses from 00H to 1FFH) then DIP1.1 is used to compose the board address.

Also jumper J2 affects the addressing logic, as described before, and must be set according to the type of **GPC®** control card used. In detail, if the control card is provided with /M1 signal on the **ABACO®** BUS then jumper J2 must be connected, and viceversa.

### NOTE

When allocating the mapping address of the boards, please be careful not to allocate more than one device in the same addressing space (count also the number of bytes occupied by the card). If this condition will not be respected, a BUS conflict will happen; such conflict will compromise the correct working of the whole system.

As an example, some possible mappings are reported here.

- 1) Address used to map **LAD 15**: 080H with 256 bytes addressing space  
 Control board used: /M1 signal connected

Jumper J1 -> Not Connected

Jumper J2 -> Connected

DIP1.1 -> OFF

DIP1.2 -> *Don't care*

DIP1.3 -> ON

DIP1.4 -> ON

DIP1.5 -> ON

DIP1.6 -> ON

DIP1.7 -> ON

DIP1.8 -> OFF

- 2) Address used to map **LAD 15**: 144H with 512 bytes addressing space  
 Control board used: /M1 signal not connected

Jumper J1 -> Connected

Jumper J2 -> Not Connected

DIP1.1 -> OFF

DIP1.2 -> *Don't care*

DIP1.3 -> OFF

DIP1.4 -> ON

DIP1.5 -> ON

DIP1.6 -> ON

DIP1.7 -> OFF

DIP1.8 -> ON

To easily locate jumpers and dip switches please refer to figure 3.

## INTERNAL REGISTERS ADDRESSING

Indicating the board base address with **<baseaddr>**, that is the address set using dip switch DIP1, as indicated in the previous paragraph **LAD 15** internal registers are addressable as explained in the following table.

DEVICE	REG.	ADDRESS	R/W	MEANING
<b>Multiplexer</b>	MUX	<baseaddr>+00H	W	Multiplexer management register of sections A and B .
<b>LD1÷2</b>	LED	<baseaddr>+00H	W	Activity LEDs management register.
<b>TSC 800 A and B</b>	ADL	<baseaddr>+00H	R	Low byte (bit D0÷D7) of A/D TSC 800 data register, sections A and B.
	ADH	<baseaddr>+01H	R	High byte (bit D8÷D15) of A/D TSC 800 data register, sections A and B.
	CTRL	<baseaddr>+02H	R/W	Status and control register of A/D TSC 800, sections A and B.
	INIT	<baseaddr>+03H	W	Initialization register of A/D TSC 7109A, sections A and B.
<b>TTL Inputs</b>	INP	<baseaddr>+03H	R	Status acquisition register for the two TTL input lines.

**FIGURE 15: INTERNAL REGISTERS ADDRESSING TABLE**

### NOTE

When allocating the mapping address of the boards, please be careful not to allocate more than one device in the same addressing space (count also the number of bytes occupied by the card). If this condition will not be respected, a BUS conflict will happen; such conflict will compromise the correct working of the whole system.



## PERIPHERAL DEVICES SOFTWARE DESCRIPTION

In the previous paragraph allocation addresses of all the peripherals have been reported, here follows a detailed description of function and meaning of internal registers (please always refer to the peripheral mapping tables to understand completely the following informations). Should the present documentaion be inadequate please refer to the component's manufacturer documentation.

In the following paragraphs the indications **D0÷D7** or **D0÷D15** are used to refer the bits of the byte or word involved in the I/O operations.

### MULTIPLEXER

This write register allows to program the multiplexer of sections A and B, so to select the channels on which the conversions must be performed.

The meaning of their bits is:

<b>MUX.D6</b>	->	CH2B
<b>MUX.D5</b>	->	CH1B
<b>MUX.D4</b>	->	CH0B
<b>MUX.D2</b>	->	CH2A
<b>MUX.D1</b>	->	CH1A
<b>MUX.D0</b>	->	CH0A

where: CH2x	CH1x	CH0x	= Selects the input channel of A/D section x:
0	0	0	-> Channel 0
0	0	1	-> Channel 1
0	1	0	-> Channel 2
0	1	1	-> Channel 3
1	0	0	-> Channel 4
1	0	1	-> Channel 5
1	1	0	-> Channel 6
1	1	1	-> Channel 7

### NOTE

Please remark that register MUX is allocated at the same I/O address of register LED, so a write operation to the remaining bits, not described above, affects the activity LEDs status, as described in the following paragraph; every operation on such registers must consider also the influence on the devices the user is not intentioned to program.

Register MUX is reset (all bits set to 0) when a power on or a reset occur; so after one of these events the multiplexer will select channel 0.

## ACTIVITY LEDS

Management of the activity LEDs installed on **LAD 15** is performed through a write register called LED:

**LED.D7** -> LD2  
**LED.D3** -> LD1

Performing a write operation the status is set as specified in the following correspondance:  
The correspondance between bit value and LED status is:

Bit at logic 0 -> Activity LED OFF  
Bit at logic 1 -> Activity LED ON

### **NOTE**

Please remark that register LED is allocated at the same I/O address of register MUX, so a write operation to the remaining bits, not described above, affects the multiplexer status, as described in the previous paragraph; every operation on such registers must consider also the influence on the devices the user is not intentioned to program.

Register LED is reset (all bits set to 0) when a power on or a reset occur; so after one of these events the activity LEDs are OFF.

## TTL DIGITAL INPUTS

**LAD 15** is provided with two TTL digital inputs that can be read by software performing a read operation form register INP.

The meaning of its bits is:

INP.D7 -> INPB  
INP.D6 -> INPA

The indication INPA and INPB means the digital input lines, available respectively on connectors CN1 and CN2.

Performing a read operation form register INP the status of the digital inputs is acquired.  
The correspondance between bit value and input status is:

Bit at logic 0 -> Input TTL at 0 Vdc  
Bit at logic 1 -> Input TTL at +5 Vdc or not connected

## A/D CONVERTER TSC 800

The 15 bits A/D converters TSC 800 installed on **LAD 15** is performed through I/O operations to the registers listed in the table of figure 15.

Here follows their purpose and use.

### **Register INIT:**

**LAD 15** is provided with a control logic specific to manage the A/D converters that must be initialized.

Write register INIT can perform this initialization and must be programmed as follows:

**INIT = 154 (9AH)**

### **NOTE**

It is not possible to manage the A/D converters until the control logic on **LAD 15** board has been opportunely initialized. This operation must be always done after a reset or a power on.

### **Register CTRL:**

This read/write register allows to manage the conversion modality on the desired section, select the A/D converter from which to read the value and acquire the end of conversion signals.

The meaning of its bits is:

<b>CTRL.D5</b>	->	/DVD B
<b>CTRL.D4</b>	->	/DVD A
<b>CTRL.D3</b>	->	CONV /STOP B
<b>CTRL.D2</b>	->	/CE B
<b>CTRL.D1</b>	->	CONV /STOP A
<b>CTRL.D0</b>	->	/CE A

where:

**/CE x** = 0 - Selects A/D converter of section x, to read the value of the last conversion.

**/CE x = 0** -> A/D converter selected.

**/CE x = 1** -> A/D converter not selected.

**CONV /STOP x** = 0 - Selects management modality for A/D converter of section x.

**CONV /STOP x = 0** -> Single conversion.

**CONV /STOP x = 1** -> Continuous conversion.

**/DVD x** = 1 - Indicates whether A/D converter of section x has terminated the conversion and the converted value is ready to be read.

**/DVD x = 0** -> Conversion ended.

**/DVD x = 1** -> Conversion in progress.

### Registers ADL and ADH:

These read registers allow to acquire the conversion value obtained by the A/D converter previously selected through bit /CE x of register CTRL.

The meaning of their bits is:

<b>ADH.D7</b>	->	SGN
<b>ADH.D6</b>	->	DB14
<b>ADH.D5</b>	->	DB13
<b>ADH.D4</b>	->	DB12
<b>ADH.D3</b>	->	DB11
<b>ADH.D2</b>	->	DB10
<b>ADH.D1</b>	->	DB9
<b>ADH.D0</b>	->	DB8
<b>ADL.D7</b>	->	DB7
<b>ADL.D6</b>	->	DB6
<b>ADL.D5</b>	->	DB5
<b>ADL.D4</b>	->	DB4
<b>ADL.D3</b>	->	DB3
<b>ADL.D2</b>	->	DB2
<b>ADL.D1</b>	->	DB1
<b>ADL.D0</b>	->	DB0

Where: SGN = Sign of the 15 bit combination.  
DB14÷DB0 = Absolute value of the 15 bit combination.

The 15 bit plus sign digital value acquired by the A/D converter is bound to the input voltage according to the following correspondance:

<i>Tensione</i>		<i>Digital Value</i>	<i>SGN</i>
-3.2768 Vdc	->	32767 (7FFF <sub>HEX</sub> )	0
0 V	->	0	1
+3.2768 Vdc	->	32767 (7FFF <sub>HEX</sub> )	1

### NOTE

It is possible to read the digital value of the last conversion only after having opportunely selected the A/D converter of section A or B by programming register CTRL as previously described.

A conversion operation is made with four phases: system zero, signal integrate, reference integrate and integrator zero.

Here follows a detailed description of the several conversion phases, including clear indications of what the control logic must do in each phase.

For greater evidence single conversion and continuous conversion are described separately, in fact the two conversion modes require different actions.

## SINGLE CONVERSION

In this modality the conversion starts when the control software performs a conversion start procedure. When the conversion ends the board is ready to let the control card read the conversion value and keeps this status until another conversion is started.

The description reported in the following 13 phases is referred to one only A/D converter section. Please remark that, in this modality, it is possible to perform the contemporary conversion on both sections A and B. This allows to reduce the total acquisition time for more analog channels of the board. The phases of the conversion on request may also be optimized according to how the board must be used.

In the following pages (figure 16) there is a flow chart that shows in a simple and straight way the **LAD 15** utilization in modality “Single Conversion”.

The following description is referred to a generic A/D converter section indicated with **x**; please refer to bits of register CTRL to activate the desired section.

**1R)** Initialization of control logic that manages A/D converters sections:

INIT=9AH

**2R)** Setting register CTRL to start condition, that is no one of the two A/D converters are selected and eventual conversions in progress are stopped:

CTRL =	NU	NU	/DVD B	/DVD A	CONV	/STOP B	/CEB	CONV	/STOP A	/CE A
	0	0	0	0	0	1	0	0	1	1

**3R)** Acquisition cycle on register CTRL, waiting for the end of the eventual conversion in progress on A/D converter of section x:

WAIT FOR: /DVD x=0

**4R)** Programming of register MUX to select the channel of section x where the conversion must be performed, please see paragraph “MULTIPLEXER” for more information:

MUX -> CH2x, CH1x, CH0x = Channel

### NOTE

This operation may be performed only once if the conversion on section x involves always the same channel; this way the selected analog input remains selected.

**5R)** Programming of register CTRL to start the conversion on the A/D converter of the selected section:

CTRL ->	CONV	/STOP x	= 1
	/CE x		= 1

**6R)** Acquisition cycle of register CTRL; waiting for the conversion process on A/D converter of section x begins:

WAIT FOR: /DVD x = 1

**7R)** Programming of register CTRL to lock Single Conversion mode:

CTRL ->	CONV	/STOP x	= 0
	/CE x		= 1




FIGURE 16: SINGLE CONVERSION FLOW CHART



**8R)** Acquisition cycle of register CTRL; waiting for the conversion process on A/D converter of section x to end:

WAIT FOR: /DVD x = 0

**9R)** Programming of register CTRL to select the A/D converter of section x for reading the digital value of the last conversion:

CTRL -> CONV /STOP x = 0  
           /CE x               = 0

**NOTE**

During this phase only one A/D converter section may be selected, otherwise an electric conflict happens and the result is unpredictable.

**10R)** Reading the low byte of the digital value (bits DB7÷DB0) from register ADL:

ADL <- D7 D6 D5 D4 D3 D2 D1 D0  
           DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

**11R)** Reading the high byte of the digital value (bits DB15÷DB8) and the sign flag (SGN) from ADH:

ADH <- D7 D6 D5 D4 D3 D2 D1 D0  
           SGN DB14 DB13 DB12 DB11 DB10 DB9 DB8

**12R)** Programming of register CTRL to disable the A/D converter of section x :

CTRL -> CONV /STOP x = 0  
           /CE x               = 1

**13R)** To repeat the conversion jump back to point **4R**, viceversa the board can be left in this status.

## CONTINUOUS CONVERSION

In this modality the conversions occur continuously and automatically: once the conversion process has been started, the conversions continue without having to start them individually; the control card has just to fetch the digital value of the conversion as soon as available and before the next conversion starts.

The description reported in the following 11 phases is referred to one only A/D converter section. Please remark that, in this modality, it is not possible to perform the contemporary conversion on both sections A and B, unless a proper software management considers the asynchronicity of the two sections. Also in this modality, the phases can be optimized according to the board configuration. In the following pages (figure 17) there is a flow chart that shows in a simple and straight way the **LAD 15** utilization in modality “Continuous Conversion”.

The following description is referred to a generic A/D converter section indicated with **x**; please refer to bits of register CTRL to activate the desired section.

**1C)** Initialization of control logic that manages A/D converters sections:

INIT=9AH

**2C)** Setting register CTRL to start condition, that is no one of the two A/D converters are selected and eventual conversions in progress are stopped:

CTRL =	NU	NU	/DVD B	/DVD A	CONV	/STOP B	/CEB	CONV	/STOP A	/CE A
	0	0	0	0	0	1	0	0	1	1

**3C)** Acquisition cycle on register CTRL, waiting for the end of the eventual conversion in progress on A/D converter of section x:

WAIT FOR: /DVD x=0

**4C)** Programming of register MUX to select the channel of section x where the conversion must be performed, please see paragraph “MULTIPLEXER” for more information:

MUX -> CH2x, CH1x, CH0x = Channel

**5C)** Acquisition cycle of register CTRL; waiting for the conversion process on A/D converter of section x begins:

WAIT FOR: /DVD x = 1

**6C)** Acquisition cycle of register CTRL; waiting for the conversion process on A/D converter of section x to end:

WAIT FOR: /DVD x = 0

**7C)** Programming of register CTRL to select the A/D converter of section x for reading the digital value of the last conversion:

CTRL ->	CONV	/STOP x	= 1
	/CE x		= 0

### NOTE

During this phase only one A/D converter section may be selected, otherwise an electric conflict happens and the result is unpredictable.



**8C)** Reading the low bite of the digital value (bits C7÷C0) from register ADL:

```
ADL <-  D7  D6  D5  D4  D3  D2  D1  D0
        C7  C6  C5  C4  C3  C2  C1  C0
```

**9C)** Reading the high nibble of the digital value (bits C11÷C8), the overrange flas (OVR) and the polarity flag (POL) from ADH:

```
ADH <-  D7  D6  D5  D4  D3  D2  D1  D0
        NU  NU  POL OVR C11 C10 C9  C8
```

**10C)** Programming of register CTRL to disable A/D converter of section x:

```
CTRL -> CONV /STOP x = 1
        /CE x         = 1
```

**11C)** To repeat the conversion changing the channell jump back to point **4C**, viceversa the board can be left in this status or the conversions can be stopped with this command:

```
CTRL -> CONV /STOP x = 0
        /CE x         = 1
```




FIGURE 17: CONTINUOUS CONVERSION FLOW CHART

## EXTERNAL CARDS

**LAD 15** can be connected to a wide range of block modules and operator interface system produced by **grifo**<sup>®</sup>, or to many system of other companies. The on board resources can be expanded with a simple connection to the numerous peripheral **grifo**<sup>®</sup> boards, both intelligent and not, thanks to its standard **ABACO**<sup>®</sup> BUS connector. Even cards with **ABACO**<sup>®</sup> I/O BUS can be connected, by using the proper mother boards.

Hereunder some of these cards are briefly described; ask the detailed information directly to **grifo**<sup>®</sup>, if required.

### **MB3 01-MB4 01-MB8 01**

Mother Board 3, 4, 8 slots

Motherboard featuring 3, 4 or 8 slots of **ABACO**<sup>®</sup> industrial BUS; pitch 4 TE; standard power supply connectors; LEDs for visual feed-back of power supply; holes for rack docking.

### **SPB 04-SPB 08**

Switch Power BUS 4-8 slots

Motherboard featuring 4-8 slots of **ABACO**<sup>®</sup> industrial BUS; pitch 4 TE; standard power supply connectors; termination resistances; connector type F for **SPC xxx** supply ; holes for rack docking.

### **ABB 03**

**ABACO**<sup>®</sup> Block BUS 3 slots

3 slots **ABACO**<sup>®</sup> mother board; 4 TE pitch connectors; **ABACO**<sup>®</sup> I/O BUS connector; screw terminal for power supply; connection for DIN C type and  $\Omega$  rails.

### **ABB 05**

**ABACO**<sup>®</sup> Block BUS 5 slots

5 slots **ABACO**<sup>®</sup> mother board with power supply. Double power supply built in; 5Vdc 2,5A section for powering the on board logic; second section at 24Vdc 400mA galvanically coupled, for the optocoupled input lines. Auxiliary connector for **ABACO**<sup>®</sup> I/O BUS. Connection for DIN  $\Omega$  rails.

### **SPC 03.5S**

Switch Power Card +5 Vdc

Europe format switching power supply capable to provide +5 Vdc to a load of 4 A; input voltage 12÷24 Vac; power-failure; connector for back-up battery; standard connector for mother board **SPB 0x**.

### **SPC 512**

Switch Power Card +5 Vdc +12 Vdc

Europe format switching power supply capable to provide +5 Vdc 5A and +12 Vdc 2.5 A; input voltage 12÷24 Vac; power-failure; connector for back-up battery; standard connector for mother board **SPB 0x**.

### **FBC 20-120**

Flat Block Contact 20 vie

Interface for 2 or 1 mounting cable connectors (low profile 20 pins male) and quick release screw terminal connectors; Plastic mount for rails DIN 46277-1 and 3.

**GPC® 51**

General Purpose Controller fam. 51

Microprocessor family 51 INTEL including the masked BASIC chip; the board features: 16 I/O TTL lines; dip switch; 3 timer/counter; RS 232; 4 A/D converter signals resolution 11 bit; buzzer; on board EPROM programmer; RTC and 32K SRAM with Lithium battery back up; controller for display and keyboard.

**GPC® 188F**

General Purpose Controller 80C188

80C188  $\mu$ P 20MHz; 1 RS 232 line; 1 RS 232, RS 422-485 or Current Loop line; 24 TTL I/O lines; 1M EPROM or 512K FLASH; 1M RAM Lithium battery backed; 8K serial EEPROM; RTC; Watch Dog; 8 Dip switch; 3 Timer Counter; 8 13 bit A/D lines; Power failure; activity LEDs; single power supply +5Vdc.

**GPC® 15A**

General Purpose Controller 84C15

Full CMOS card, 10÷20 MHz 84C15 CPU; 512K EPROM or FLASH; 128K RAM; 8K RAM and RTC backed; 8K serial EEPROM; 1 RS 232 line; 1 RS 232 line or RS 422-485 or Current Loop line; 32 or 40 TTL I/O lines; CTC; Watch dog; 2 Dip switches; Buzzer.

**GPC® 150**

General Purpose Controller 84C15

Microprocessor Z80 at 16 MHz; implementation completely CMOS; 512K EPROM or FLASH; 512K SRAM; RTC; Back-Up through external Lithium battery; 4M serial FLASH; 1 serial line RS 232 plus 1 RS 232 or RS 422-485 or current loop; 40 I/O TTL; 2 timer/counter; 2 watch dog; dip switch; EEPROM; A/D converter with resolution 12 bit; activity LED.

**GPC® 15R**

General Purpose Controller 84C15

84C15  $\mu$ P, 10÷16 MHz; 1 RS 232 line; 1 RS 232 or RS 422-485 or C. L. line; 16÷24 TTL I/O lines; 16 Opto-in; 8 Relays; 4 Opto Coupled Timers Counters; 512K EPROM or FLASH; 512K RAM and RTC backed; 8K serial EEPROM; 8K Backed RAM modul; Buzzer; 1 Activity LED; Watch dog; 4÷12 readable DIPs; LCD Interface.

**GPC® 323**

General Purpose Controller 51 family

80C32  $\mu$ P, 14 MHz; Full CMOS; 1 RS 232 line (software); 1 RS 232 or RS 422-485 or Current Loop line; 24 TTL I/O lines; 11 A/D 12 bits lines; 3 Timers Counters; 64K EPROM; 64K RAM; 32K RAM and RTC backed; 32K DIL EEPROM; 8K serial EEPROM; Buzzer; 2 Activity LED; Watch dog; 5 readable DIPs; LCD Interface.

**GPC® 553**

General Purpose Controller 80C552

80C552  $\mu$ P, 22÷33 MHz; 1 RS 232 line (software); 1 RS 232 or RS 422-485 or Current Loop line; 16 TTL I/O lines; 8 A/D 10 bits lines; 3 Timers Counters; 64K EPROM; 64K RAM; 32K RAM and RTC backed; 32K DIL EEPROM; 8K serial EEPROM; 2 PWM lines; 1 Activity LED; Watch dog; 5 readable DIPs; LCD Interface.

**GPC® 153**

## General Purpose Controller Z80

84C15  $\mu$ P, 10÷16 MHz; Full CMOS; 1 RS 232 line; 1 RS 232 or RS 422-485 or Current Loop line; 16 TTL I/O lines; 8 A/D 12 bits lines; 2÷4 Timers Counters; 512K EPROM or FLASH; 512K RAM and RTC backed; 8K serial EEPROM; Buzzer; 1 Activity LED; Watch dog; 8 readable DIPs; LCD Interface.

**GPC® 183**

## General Purpose Controller Z180

Z180  $\mu$ P, 10÷16 MHz; Full CMOS; 1 RS 232 line; 1 RS 232 or RS 422-485 or Current Loop line; 24 TTL I/O lines; 11 A/D 12 bits lines; 2 Timers Counters; 512K EPROM or FLASH; 512K RAM and RTC backed; 8K serial EEPROM; Buzzer; 2 Activity LED; Watch dog; 4 readable DIPs; LCD Interface.

**GPC® 324/D**

## “4” Type General Purpose Controller 80C32/320

80C32 or 80C320  $\mu$ P, 14÷22 MHz; Full CMOS; 1 RS 232 line; 1 RS 232 or RS 422-485 or Current Loop line; 4÷16 TTL I/O lines; 3 Timers Counters; 64K EPROM; 64K RAM; 32K RAM backed; 32K DIL E2; 8K serial EEPROM; Watch dog; 1 readable DIP; LCD Interface; Abaco® I/O BUS; 5Vdc Power supply; Size: 100x50 mm.

**GPC® 554**

## General Purpose Controller 80C552

Microprocessor 80C552 at 22 MHz; implementation completely CMOS; 32K EPROM; 32 K SRAM; 32 K EEPROM or SRAM; EEPROM; 2 RS 232 serial lines; 16 I/O TTL; 2 PWM lines; 16 bits Timer/Counter; Watch Dog; 6 signals A/D converter with resolution 10 bit; interface for **ABACO®** I/O BUS.

**GPC® 154**

## “4” Type General Purpose Controller Z80

84C15  $\mu$ P, 10÷16 MHz; Full CMOS; 1 RS 232 line; 1 RS 232 or RS 422-485 line; 16 TTL I/O lines; 2÷4 Timers Counters; 512K EPROM or FLASH; 512K RAM and RTC backed; 8K serial EEPROM; Watch dog; 2 readable DIPs; LCD Interface; Abaco® I/O BUS; 5Vdc Power supply; Size: 100x50 mm.

**GPC® 884**

## General Purpose Controller Am188ES

Microprocessor AMD Am188ES up to 40 MHz 16 bits; implementation completely CMOS; serie 4 format; 512K EPROM or FLASH; 512K SRAM backed with Lithium battery; RTC; 1 RS 232 serial line + 1 RS 232 or RS 422-485 or current loop; 16 I/O TTL; 3 timer/counter; watch dog; EEPROM; 11 signals A/D converter with 12 bit resolution; interface for **ABACO®** I/O BUS.

**GPC® 114**

## General Purpose Controller 68HC11

Microprocessor 68HC11A1 at 8 MHz; implementation completely CMOS; serie 4 format; 32K EPROM; 32K SRAM backed with Lithium battery; 32K EPROM, SRAM, EEPROM; RTC; 1 serial line RS 232 or RS 422-485; 10 I/O TTL; 3 timer/counter; watch dog; 8 signals A/D converter with resolution 8 bit; 1 asynchronous serial line; extremely low power consumption; interface for **ABACO®** I/O BUS.




FIGURE 18: POSSIBLE CONNECTIONS DIAGRAM

**GPC® 184**

General Purpose Controller Z80195

Microprocessor Z80195 at 22 MHz; implementation completely CMOS; 512K EPROM or FLASH; 512K RAM; Back-Up with Lithium battery internal or external; 1 serial line RS 232 + 1 RS 232 or RS 422-485 or current loop + 1 TTL; 18 I/O TTL; 4 timer/counter 8 bits; 2 timer 16 bits; Watch Dog; Real Time Clock; activity LED; EEPROM; interface for **ABACO®** I/O BUS.

**GPC® AM4**

General Purpose Controller ATmega103

Microprocessor ATmega103 at 5.5 MHz; implementation completely CMOS; 128K internal FLASH; 32K SRAM; Back-Up with Lithium battery internal or external; 1 serial line RS 232 or RS 422-485 or current loop; 16 I/O TTL; 8 linee A/D resolution 10 bits; 2 timer/counter; Watch Dog; Real Time Clock; 4K internal EEPROM; interface for ISP programming; interface for **ABACO®** I/O BUS.

## BIBLIOGRAPHY

Here follows a list of manuals that can be a source of further information about the devices installed on **LAD 15**.

Manual TEXAS INSTRUMENTS: *The TTL data Book - SN54/74 Families*

Manual TEXAS INSTRUMENTS: *Linear Circuits - Volume 3*

Manual NEC: *Microprocessor and Peripheral - Data Book Volume I*

Data book TELCOM: *Analog signal processing, DMOS, drivers, power ICs, sensors*

Please connect to the manufacturers' Web sites to get the latest version of all manuals and data sheets.





## APPENDIX A: ALPHABETICAL INDEX

**SYMBOLS**

+5 VDC 16  
-5 VDC 4  
±3.2768 VDC 22

**A**

A/D CONVERTER 5, 28  
A/D EXTERNAL CLOCK FREQUENCY 6  
A/D INPUT IMPEDANCE 8  
A/D CONVERSION SPEED 6  
A/D MAX LINEARITY 6  
A/D MAX DIFFERENTIAL NON-LINEARITY ERROR 6  
A/D MAX OFFSET ERROR 6  
A/D REFERENCE VOLTAGES 8  
A/D RESOLUTION 6  
ABACO® BUS 4, 6, 14, 16, 23, 36  
ABACO® I/O BUS 36  
ACTIVITY LEDS 5, 27  
ADDRESSING 4  
ADDRESSING SPACE 6, 23  
ADH 29  
ADL 29  
ANALOG INPUTS 6, 8, 10, 12, 22

**B**

BIBLIOGRAPHY 41  
BOARD CONNECTIONS 22  
BOARD MAPPING 23  
BYTES TAKEN 6

**C**

CALIBRATION 20  
CARD VERSION 1  
CLOCK 4  
CONNECTIONS 10  
CONNECTORS 6  
    CN1 10  
    CN2 12  
    K1 14  
CONTROL LOGIC 4  
CONTINUOUS CONVERSION 33  
CONVERSION INITIALIZATION 28  
CONVERSION MODALITY 28

CONVERSION VALUE 29  
CTRL 28  
CURRENT CONSUMPTION 8

## D

DC/DC CONVERTER 4, 16  
DIP SWITCH 4, 6, 23  
DIP1 4, 23

## E

ELECTRIC FEATURES 8  
EXTERNAL CARDS 36

## G

GENERAL FEATURES 6  
GENERAL INFORMATION 2

## H

HARDWARE DESCRIPTION 23

## I

INIT 28  
INP 27  
INTERFACING 4  
INTERNAL REGISTERS ADDRESSING 25  
INTRODUCTION 1

## J

JUMPERS  
2 PINS JUMPERS 18

## L

LEDS 5, 6, 16, 27  
LOW-PASS FILTERS 8, 22

## M

MAPPING EXAMPLES 24  
MULTIPLEXER 5, 26  
MUX 26

**O**

ON BOARD PERIPHERALS 6  
ON BOARD RESOURCES 6

**P**

PHYSICAL FEATURES 6  
POWER SUPPLY 8, 16

**R**

RESET 22  
REFERENCE VOLTAGES 4  
RELATIVE HUMIDITY 6

**S**

SECTION A 10, 20  
SECTION B 12, 20  
SINGLE CONVERSION 30  
SIZE 6

**T**

TECHNICAL FEATURES 6  
TEMPERATURE RANGE 6  
TEST POINT 22  
TP1÷4 22  
TR1÷4 20  
TRIMMERS 20  
TSC 800 5, 6, 28  
TTL INPUT 5, 6, 10, 12, 27  
TTL SIGNALS 22

**V**

VREF 4

**W**

WEIGHT 6

