Europe size card 100x160 mm for ABACO® BUS, 80Cxxx CPUs with clock from 11 to 22 MHz (80C32, 87C52, 80C320, etc). Sockets up to max 96K of memory divided in: 32K RAM,EPROM; 32K RAM,EEPROM; 16+16K programmable EPROMs. Programming socket for two EPROMs also with intelligent algorithm. 16 digital I/O lines, managed by software. 8 ways dip switch readable from software; if necessary it can be changed in others 8 I/O digital lines. 3 LEDs for feedback of the different card statuses. On board buzzer for sound, driven by a PWM line available on connector. Up to three 16 bit timers counters with related control lines, inside the CPU. Six 16 bit timers counters, driven by 82C54, capable of frequency and counting signals management. 2 RS 232 serial line, one full duplex and the other half duplex. Connector interface for 8 bit BUS ABACO®. Standard I/O ABACO® connectors with 20 and 16 pins. Real time clock calendar that manages date and time by software. Back up circuitry for real time clock through on board lithium battery. Single power supply +5 Vdc, 340mA. Wide range of development software such as: Monitor; Debugger; Assembler; GET 51 and BASIC Interpreter; BASIC, PASCAL and C compilers; FORTH; PLM 51; etc.
DOCUMENTATION COPYRIGHT BY grifo®, ALL RIGHTS RESERVED.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, either electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written consent of grifo®.

IMPORTANT

Although all the information contained herein have been carefully verified, grifo® assumes no responsibility for errors that might appear in this document, or for damage to things or persons resulting from technical errors, omission and improper use of this manual and of the related software and hardware.

grifo® reserves the right to change the contents and form of this document, as well as the features and specification of its products at any time, without prior notice, to obtain always the best product.

For specific informations on the components mounted on the card, please refer to the Data Book of the builder or second sources.

SYMBOLS DESCRIPTION

In the manual could appear the following symbols:

- Attention: Generic danger
- Attention: High voltage

Trade marks

GPC®, grifo®: are trade marks of grifo®.

Other Product and Company names listed, are trade marks of their respective companies.
GENERAL INDEX

INTRODUCTION ................................................................................................................... 1
CARD VERSION ................................................................................................................... 1

GENERAL FEATURES ............................................................................................................. 2
CPU .................................................................................................................................... 3
BUS ABACO® ......................................................................................................................... 3
CLOCK DEVICE .................................................................................................................. 4
PERIPHERAL DEVICES ......................................................................................................... 4
CONTROL LOGIC .................................................................................................................. 4
MEMORY DEVICES ............................................................................................................... 6
SERIAL COMMUNICATION ................................................................................................. 6
RESET CONTACT .................................................................................................................. 6

TECHNICAL FEATURES ........................................................................................................ 7
GENERAL FEATURES ............................................................................................................ 7
PHYSICAL FEATURES ......................................................................................................... 7
ELECTRIC FEATURES .......................................................................................................... 8

INSTALLATION .................................................................................................................... 9
CONNECTIONS ................................................................................................................... 9
DIP 1 - SOCKET FOR PPI 82C55 PORT B ........................................................................ 9
CN2 - PPI 82C55 PORT A AND C CONNECTOR ........................................................... 10
CN3 - SERIAL LINES, TIMER COUNTER, PWM CONNECTOR ........................................ 12
K1 - ABACO® BUS CONNECTOR ...................................................................................... 14
CN1 - PT 82C54 CONNECTOR ............................................................................................ 16
DIGITAL I/O INTERFACES ................................................................................................. 18
I/O CONNECTION ................................................................................................................ 18
LEDS .................................................................................................................................. 20
INTERRUPTS MANAGEMENT ............................................................................................. 20
POWER SUPPLY ................................................................................................................ 20
JUMPERS ............................................................................................................................ 21
2 PINS JUMPERS ............................................................................................................... 22
3 PINS JUMPERS ............................................................................................................... 22
MEMORY SELECTION ........................................................................................................ 24
EPROM BURNING .............................................................................................................. 24
POWER ON AND RESET ................................................................................................. 25
ON BOARD INPUT ............................................................................................................. 25

SOFTWARE ....................................................................................................................... 26

ADDRESSES AND MAPS .................................................................................................... 29
INTRODUCTION ................................................................................................................... 29
ON BOARD RESOURCES ALLOCATION ........................................................................ 29
MEMORY MAPS .................................................................................................................. 29
BU-1 MAP ............................................................................................................................... 30
BU-2 MAP ................................................................................................................. 31
BS-1 MAP ................................................................................................................. 32
BS-2 MAP ................................................................................................................. 33
I/O ADDRESSES ......................................................................................................... 34

PERIPHERAL DEVICES SOFTWARE DESCRIPTION ........................................... 35
STATUS LEDS .............................................................................................................. 35
BUZZER ...................................................................................................................... 35
AUXILIARY SERIAL LINE ........................................................................................... 35
ABACO® BUS ............................................................................................................. 35
PPI 82C55 .................................................................................................................. 36
REAL TIME CLOCK .................................................................................................. 37
PT 82C54 .................................................................................................................. 38
CPU INTERNAL PERIPHERALS .................................................................................. 38

EXTERNAL CARDS ........................................................................................................ 39

BIBLIOGRAPHY ........................................................................................................... 43

APPENDIX A: CARD ASSEMBLY ........................................................................... A-1
COMPONENTS LIST ................................................................................................. A-1
BASE COMPONENTS ............................................................................................... A-1
PT 82C54 COMPONENTS ......................................................................................... A-2
PPI 82C55 COMPONENTS ......................................................................................... A-3
RTC COMPONENTS .................................................................................................. A-4
EPROM BURNING COMPONENTS ............................................................................. A-5
ELECTRIC DIAGRAM .............................................................................................. A-6

APPENDIX B: ALPHABETICAL INDEX ..................................................................... B-1
FIGURE INDEX

FIGURE 1: BLOCK DIAGRAM ........................................................................................................................................... 5
FIGURE 2: COMPONENTS MAP ..................................................................................................................................... 8
FIGURE 3: DIP 1 - SOCKET FOR PPI 82C55 PORT B .................................................................................................. 9
FIGURE 4: CN2 - PPI 82C55 PORT A AND C CONNECTOR ...................................................................................... 10
FIGURE 5: CONNECTION DIAGRAM OF PPI 82C55 SIGNALS ............................................................................. 11
FIGURE 6: CN3 - SERIAL LINES, TIMER COUNTERS, PWM CONNECTOR ........................................................... 12
FIGURE 7: CONNECTION DIAGRAM OF CN3 SIGNALS .......................................................................................... 13
FIGURE 8: RS 232 PIN OUT AND CONNECTION EXAMPLE ................................................................................... 13
FIGURE 9: K1 - ABACO® BUS CONNECTOR ........................................................................................................ 14
FIGURE 10: CN1 - PT 82C54 CONNECTOR ................................................................................................................ 16
FIGURE 11: CONNECTION DIAGRAM OF PT 82C54 SIGNALS .............................................................................. 17
FIGURE 12: LEDs, CONNECTORS, DIP SWITCH, MEMORY, ETC. LOCATION .............................................................. 19
FIGURE 13: LEDs TABLE ........................................................................................................................................... 20
FIGURE 14: JUMPERS SUMMARIZING TABLE ....................................................................................................... 21
FIGURE 15: 2 PINS JUMPERS TABLE ........................................................................................................................ 22
FIGURE 16: 3 PINS JUMPERS TABLE ........................................................................................................................ 22
FIGURE 17: JUMPERS LOCATION ............................................................................................................................ 23
FIGURE 18: MEMORY SELECTION TABLE .............................................................................................................. 24
FIGURE 19: CARD PHOTO ....................................................................................................................................... 27
FIGURE 20: BU-1 MEMORY CONFIGURATION ......................................................................................................... 30
FIGURE 21: BU-2 MEMORY CONFIGURATION ......................................................................................................... 31
FIGURE 22: BS-1 MEMORY CONFIGURATION ......................................................................................................... 32
FIGURE 23: BS-2 MEMORY CONFIGURATION ......................................................................................................... 33
FIGURE 24: I/O ADDRESSES TABLE .......................................................................................................................... 34
FIGURE 25: GPC® F2 AVAILABLE CONNECTIONS DIAGRAM .................................................................................. 41
FIGURE A-1: COMPONENTS MAP FOR PT 82C54 SECTION ........................................................................................ A-2
FIGURE A-2: COMPONENTS MAP FOR PPI 82C55 SECTION ................................................................................... A-3
FIGURE A-3: COMPONENTS MAP FOR RTC SECTION ............................................................................................... A-4
FIGURE A-4: COMPONENTS MAP FOR EPROM BURNING SECTION ........................................................................... A-5
FIGURE A-5: ELECTRIC DIAGRAM 1 OF 4 .................................................................................................................. A-6
FIGURE A-6: ELECTRIC DIAGRAM 2 OF 4 .................................................................................................................. A-7
FIGURE A-7: ELECTRIC DIAGRAM 3 OF 4 .................................................................................................................. A-8
FIGURE A-8: ELECTRIC DIAGRAM 4 OF 4 .................................................................................................................. A-9
INTRODUCTION

The use of these devices has turned - IN EXCLUSIVE WAY - to specialized personnel.

The purpose of this handbook is to give the necessary information to the cognizant and sure use of the products. They are the result of a continual and systematic elaboration of data and technical tests saved and validated from the manufacturer, related to the inside modes of certainty and quality of the information.

The reported data are destined- IN EXCLUSIVE WAY- to specialized users, that can interact with the devices in safety conditions for the persons, for the machine and for the enviroment, impersonating an elementary diagnostic of breakdowns and of malfunction conditions by performing simple functional verify operations , in the height respect of the actual safety and health norms.

The informations for the installation, the assemblage, the dismantlement, the handling, the adjustment, the reparation and the contingent accessories, devices etc. installation are destined - and then executable - always and in exclusive way from specialized warned and educated personnel, or directly from the TECHNICAL AUTHORIZED ASSISTANCE, in the height respect of the manufacturer recommendations and the actual safety and health norms.

The devices can't be used outside a box. The user must always insert the cards in a container that respect the actual safety normative. The protection of this container is not threshold to the only atmospheric agents, but specially to mechanic, electric, magnetic, etc. ones.

To be on good terms with the products, is necessary guarantee legibility and conservation of the manual, also for future references. In case of deterioration or more easily for technical updates, consult the AUTHORIZED TECHNICAL ASSISTANCE directly.

To prevent problems during card utilization, it is a good practice to read carefully all the informations of this manual. After this reading, the user can use the general index and the alphabetical index, respectly at the begining and at the end of the manual, to find information in a faster and more easy way.

CARD VERSION

The present handbook is reported to the GPC® F2 card release 130688 and later. The validity of the bring informations is subordinate to the number of the card release. The user must always verify the correct correspondence among the two denotations. On the card the release number is present in more points both board printed diagram (serigraph) and printed circuit (for example in the left low corner of the component side).
GENERAL FEATURES

The GPC® F2 is a powerful control module of ABACO® family, capable of operating in stand alone mode or as an intelligent peripheral, and/or remoted, in a wider telecontrol or acquisition network, with an excellent price/performance ratio.

The extreme modularity of this card makes the same the ideal component for the construction of architectures with distributed logic affording good resources both in terms of processing and I/O interconnections. The completeness of GPC® F2 makes it suitable to meet on its own, control requirements of medium complex units or automations. When a more complex system is required, the performances are increased using suitable grifo® cards to be assembled on the powerful industrial ABACO® BUS. Each connector has standard pins out that allows a direct connection with all the I/O BLOCK module or a fast and inexpensive connection with proper field interface manufactured by the user and other companies.

The most interesting characteristic of GPC® F2 is that it can be equipped with a wide range of µP. It is in fact possible to get it by the standard 80C32; by the fast DALLAS 80C320 and many of the compatible models, either with or without internal ROM. The characteristics of the card remain basically the same, but its performance changes according to the built in µP.

At present there are some developping software tools which allow the card to be used as developping system of itself both in asselmber and evoluted languages. Noteworthy among these are the developement tools as the C compilers, the BASCOM 8051 and the handy BASIC F2. With these software tools the user can develop its application programs in a very fast and comfortable environment; it is sufficient a serial connection to a common personal computer.

- Europe size card 100x160 mm for ABACO® BUS.
- 80Cxxx CPUs with clock from 11 to 22 MHz (80C32, 87C52, 80C320, etc).
- Sockets up to max 96K of memory divided in: 32K RAM,EPROM; 32K RAM,EEPROM; 16+16K programmable EPROMs.
- Programming socket for two EPROMs also with intelligent algorithm.
- 16 digital I/O lines, managed by software.
- 8 ways dip switch readable from software; if necessary it can be changed in others 8 I/O digital lines.
- 3 LEDs for feedback of the different card statuses.
- On board buzzer for sound, driven by a PWM line available on connector.
- Up to three 16 bit timers counters with related control lines, inside the CPU.
- Six 16 bit timers counters, driven by 82C54, capable of frequency and counting signals management.
- 2 RS 232 serial line, one full duplex and the other half duplex.
- Connector interface for 8 bit BUS ABACO®.
- Standard I/O ABACO® connectors with 20 and 16 pins.
- Real time clock calendar that manages date and time by software.
- Back up circuitry for real time clock through on board lithium battery.
- Single power supply +5 Vdc, 340mA.
- Wide range of developement software such as: Monitor; Debugger; Assembler; GET 51 and BASIC Interpreter; BASIC, PASCAL and C compilers; FORTH; PLM 51; etc.

The following pages describe each section of the card in a more detailed mode and figure 1 illustrates the sections interconnections.
**CPU**

The **GPC® F2** can use many of ‘51 microprocessors family as 80C32, 80C52, 87C52, 89C52, etc. (from INTEL and other second sources), 80C320, 87C320 (manufactured by DALLAS). These 8 bit microprocessors are code compatible with the world wide used 8051 INTEL and they have an extended instruction set, fast execution time, easy use of all kind of memory and an efficient interrupt management. The most important features of the described microprocessor, are:

**µP 80C32:**
- 8 bit CPU;
- 12 clocks system cycle;
- 256 bytes internal RAM;
- 8K bytes internal ROM;
- 64K + 64K bytes of external code and data memory;
- four 8 bits I/O port;
- 2 standard 16 bits Timer/Counters;
- 16 bits Timer/Counters with Capture and Compare function;
- 2 priority level for interrupts and 6 interrupt sources;
- 1 synchronous/asyncronous serial line;
- Idle mode or Power down mode;

**µP 80C320:**
- 8 bit CPU;
- 4 clocks system cycle;
- 256 bytes internal RAM;
- 8K bytes internal ROM;
- 64K + 64K bytes of external code and data memory;
- four 8 bits I/O port;
- 2 standard 16 bits Timer/Counters;
- 16 bits Timer/Counters with Capture and Compare function;
- 3 priority level for interrupts and 13 interrupt sources;
- 2 synchronous/asyncronous serial line;
- power failure section;
- internal watch dog timer;
- Idle mode or Power down mode;

For further information, please refer to specific documentation of the manufacturing company.

**BUS ABACO®**

One of the most important features of **GPC® F2** is its possibility to be interfaced to industrial **ABACO® BUS**: a standard connector that allows card connection to some of the numerous **grifo®** boards, both intelligent and not. For example the user can directly use cards for analog signals acquisition (A/D), cards for analog signals generation (D/A), cards for digital I/O signals management, cards with timers and counters, cards for temperature controls, etc.

Using **ABB 03** or **ABB 05** mother boards it is possible manage all the **ABACO® I/O BUS peripheral card** in 3 and 4 type. So **GPC® F2** becomes the right component for many industrial automation systems, in fact it is easily expandable, with the best price/performance ratio.
CLOCK DEVICE

On GPC® F2 there are two separate circuits with crystal to generate the clock signal for the microprocessor (from 11.0592 to 22.1184 MHz) and the clock signal for the real time clock (32.768 KHz). The choice of using two circuits and two separated crystals, has the advantage to change the microprocessor working speed (when best performances are required) without additional changes in software, firmware, etc. Please remember that the microprocessor clock frequency indirectly defines the baud rate of the serial line and that this frequency must be specified at the moment of the order, as if not specified, the default value is 11.0592 MHz.

PERIPHERAL DEVICES

GPC® F2 is the right card to solve many control problems in automation fields, in fact it is equipped with some peripheral components that facilitate the connection and the management to external system. These peripherals are:

- **Real time clock**: this device includes a clock calendar capable to self manage day, month, year, hours, minutes, seconds, and day of the week. These data can be read and setted by software through 16 registers allocated in CPU addressing space. The component is backed with lithium battery.

- **Buzzer**: it is a circuit based on a capacitive buzzer that emits a wide range of sound, programmed by software. This circuit is driven by a PWM signals driven by CPU and it can be used to manage allarm, sound feed back, etc.

- **PPI 82C55**: it manages 24 TTL digital I/O lines divided in three 8 bit parallel ports. The lines can be used to expand the card use (i.e. management of not intelligent peripheral, interface, etc.) and their direction is software settable at byte level. The PPI 82C55 is completely driven by software programming the 4 registers allocated in the addressing space of the microprocessor.

- **Two PT 82C54**: these devices includes six 16 bits timers counters that are programmable by software, modular and independent. Thanks to a simple external circuit it is really easy to use the 82C54 to acquire encoders or to generates analog signals. With this inexpensive addition the GPC® F2 becomes a powerfull two axis control system. The software management of these devices is based on 8 registers allocated in CPU addressing space, by the card control logic.

- **Card configuration**: on the board is available a dip switch with 8 dips connected to PPI 82C55 port B and some jumpers, that can be acquired by software. These configuration inputs are normally used to configure the card and its application software. Moreover some status LEDs are also available on GPC® F2 and they can be used to shows the system status.

For further information about peripheral devices please refer to the technical documentation of the manufacturing company.

CONTROL LOGIC

The addresses of all peripheral device's registers and of memory devices on GPC® F2 are assigned from a specific control logic that allocates all these devices in the microprocessor addressing space. For further information please refer to chapter "ADDRESSES AND MAPS" of this manual.
Figure 1: Block diagram

- **CPU 51 family**
  - UART
  - BUZZER
  - DIP1
- **K1 - ABACO® BUS**
- **CONTROL LOGIC**
- **IC 7**
  - RAM or EPROM
- **IC 8**
  - RAM
- **IC 9**
  - EPROM
- **IC 10**
  - EPROM
- **IC16 RTC MM6242**
- **DRIVER RS 232**
- **PPI 82C55**
- **2 Timers 82C54**
- **CN3 SERIAL LINE**
- **CN2 16 I/O LINES**
- **CN1 6 COUNTERS LINES**
MEMORY DEVICES

On the card can be mounted 96K of memory divided with a maximum of 32K EPROM, RAM; 32K RAM, EEPROM; and 32K of programmable EEPROM. The GPC® F2 memory configuration must be chosen considering the application to realize or the specific requirements of the user. Normally the card is equipped with 32K byte of static RAM and all different configurations must be specified from the user, at the moment of the order. By mounting backed RAM module or EEPROM module, there is the possibility to keep data also when power supply is missed; in this way the card is always able to maintain parameters, logged data, system status and configuration, etc. without using expensive external UPS. The addressing of memory devices is controlled by a specific control logic, that provides to allocate the devices in the microprocessor address space, this control logic automatically manages the different addressing mode and it satisfy the requests of each GPC® F2 software tools.

For further information about memory configuration, sockets description and jumpers connection, please refer to "ADDRESSES AND MAPS" chapter and to "MEMORY SELECTION" paragraph.

SERIAL COMMUNICATION

An hardware serial line is always available on GPC® F2 (named primary serial) and it is completely software configurable for physical protocol (baud rate, stop bits number and lenght of character) by simply programming some microprocessor registers. For further information about primary serial line, please refer to technical documentation of the manufacturing company.

On the card it is also available a second serial line (named auxiliary serial) that is driven by a microcontroller I/O line and it is half duplex. For this software serial line the physical protocol is completely defined by the software procedures. Some software tools (BASIC F2, etc.) directly manages the auxiliary lines through high level instructions.

Both primary and auxiliary serial lines are always RS 232 buffered.

RESET CONTACT

On GPC® F2 there is a comfortable reset contact that allows the activation of card reset circuit. By connecting J8, the card restarts execution of the program saved in EPROM and all the on board peripheral devices are reset at the same time. J8 is commonly used to exit from endless loop, especially during debug phase and if it is necessary it can be connected to a normally open button mounted far from the card.
TECHNICAL FEATURES

GENERAL FEATURES

Devices:
- 24 programmable TTL input/output lines
- 1 bidirectional RS 232 serial line (primary)
- 1 monodirectional RS 232 serial line (auxiliary)
- 1 local contact for reset
- 1 Real time clock
- 3 status LEDs
- 1 octal dip switch
- 1 ABACO® BUS expansion interface
- 1 buzzer
- 6 timer counter with 16 bits

Memory:
- IC 7: From 8K x 8 to 32K x 8 EPROM
- IC 7: 8K x 8 RAM
- IC 8: From 8K x 8 to 32K x 8 RAM
- IC 9: 32K x 8 EEPROM
- IC 9: From 8K x 8 to 16K x 8 EPROM
- IC 10: From 8K x 8 to 16K x 8 EPROM

BUS features:
- 8 data bits; 16 addresses bits

CPU:
- INTEL 80C32 and compatible ones.
- DALLAS 80C320 and compatible ones.

Clock frequency:
- µP 80C32: 11.0592 MHz
- µP 80C320: 22.1184 MHz

PHYSICAL FEATURES

Size:
- 100 x 160 x 20 mm (single Euro card)

Weight:
- 175 g (standard base configuration)

Connectors:
- K1: 64 pins DIN 41612, male, case C connector
- CN1: 20 pins, male, 90°, low profile connector
- CN2: 20 pins, male, 90°, low profile connector
- CN3: 16 pins, male, 90°, low profile connector

Temperature range:
- 0°÷70 °C

Relative humidity:
- 20%÷90% (without condense)
ELECTRIC FEATURES

Power supply voltage: +5 Vdc

Consumption on 5 Vdc: 340 mA (µP 80C32 11.0592 MHz)

Back up battery: 3.0 Vdc; 180 mAh

Back up current: 2.4 µA

**Figure 2: Components map**
INSTALLATION

In this chapter there are the information for a right installation and correct use of the card. The user can find the location and functions of each connectors, jumpers, LEDs and some explanatory diagrams.

CONNECTIONS

The GPC® F2 module has 5 connectors that can be linkeded to other devices or directly to the field, according to system requirements. In this paragraph there are connectors pin out, a short signals description (including the signals direction), and connectors location (see figure 12).

DIP 1 - SOCKET FOR PPI 82C55 PORT B

DIP 1 is a 16 pins socket with 2.54 pitch. By disconnecting the octal dip switch from DIP 1 the PPI 82C55 port B can be used to manage eight TTL digital input output lines. The connection of the obtained 8 I/O lines with external electronics must be performed with proper flat cable DIL connector.

![Figure 3: DIP 1 - Socket for PPI 82C55 Port B](image)

Signals description:

- **PPI PB.n** = I/O - PPI 82C55 port B digital line n.
- **GND** = Ground signal.
CN2 - PPI 82C55 PORT A AND C CONNECTOR

CN2 is a 20 pins, male, 90°, low profile connector with 2.54 mm pitch. On CN2 connector are available PPI 82C55 port A and C equal to 16 I/O digital lines; all these signals follow TTL standard and I/O ABACO® standard. CN2 can be used for many purpose as described in the proper chapter "DIGITAL I/O INTERFACE"

![Diagram of CN2 - PPI 82C55 Port A and C Connector]

**Signals description:**

- **PPI PA.n** = I/O - PPI 82C55 port A digital line n.
- **PPI PC.n** = I/O - PPI 82C55 port C digital line n.
- **/RESET** = O - On board reset circuit output signal.
- **+5 Vdc** = O - Line connected to +5 Vdc power supply
- **GND** = - Ground signal
- **N.C.** = - Not connected
Figure 5: Connection diagram of PPI 82C55 signals.
CN3 - SERIAL LINES, TIMER COUNTER, PWM CONNECTOR

CN3 is a 16 pins, male, 90°, low profile connector with 2.54 mm pitch. On CN3 are reported the two RS 232 serial line signals, the CPU timer counter input and output signals, the CPU PWM signals that drives the on board buzzer and the eventual programming voltage for the EPROM.

**Figure 6: CN3 - Serial Lines, Timer Counters, PWM Connector**

Signals description:

- **Px.y** = I/O - CPU digital line y of port x.
- **Tn** = I - Interface signal for CPU timer counter n.
- **T2EX** = I - Capture signal for CPU timer counter 2.
- **PWM** = I - Pulse with modulation signal, driven by CPU through software.
- **RxD** = I - RS 232 receive signal of the primary serial line.
- **TxD** = O - RS 232 transmit signal of the primary serial line.
- **AUX** = O - RS 232 transmit signal of the auxiliary serial line.
- **Vpp** = I - On board EPROM programming voltage, variable from 12.0 to 13.0 Vdc.
- **+5 Vdc** = O - +5 Vdc power supply.
- **GND** =  O - Ground signal.
- **N.C.** = - Not connected.
**FIGURE 7: CONNECTION DIAGRAM OF CN3 SIGNALS**

- **CPU**
  - P1.7: 8 AUX
  - P3.1: 11 TxD
  - P3.0: 10 RxD
  - P3.5: 15 T1
  - P1.0: 1 T2
  - P3.4: 14 T0
  - P1.1: 2 T2EX
  - P1.2: 3 PWM
  - AUX

- **CN3**
  - Pin 9
  - Pin 11
  - Pin 7
  - Pin 1
  - Pin 2
  - Pin 3
  - Pin 5
  - Pin 4

**FIGURE 8: RS 232 PIN OUT AND CONNECTION EXAMPLE**

- **CN3A/B GPC® F2**
  - 7 RxD
  - 11 TxD
  - 14 GND

- **Master Remote System**
  - 7 TxD
  - 11 RxD
  - 14 GND

- **Buffer**
K1 is a 64 pins, male, 90°, DIN 41612, case C connector with 2.54 pitch. On K1 are available all the industrial ABACO® BUS signals and it can be used for connections to many other peripheral cards. In the table below there are the standard pin outs both for 8 bits and 16 bits CPU and the signal connected on GPC® F2. All signals follow TTL standard.

<table>
<thead>
<tr>
<th>A BUS a 16 bit</th>
<th>A BUS a 8 bit</th>
<th>A GPC F2</th>
<th>B1</th>
<th>C GPC F2</th>
<th>C BUS a 8 bit</th>
<th>C BUS a 16 bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>1</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>+5 Vdc</td>
<td>+5 Vdc</td>
<td>+5 Vdc</td>
<td>2</td>
<td>+5 Vdc</td>
<td>+5 Vdc</td>
<td>+5 Vdc</td>
</tr>
<tr>
<td>D0</td>
<td>D0</td>
<td>D0</td>
<td>3</td>
<td>N.C.</td>
<td>D8</td>
<td></td>
</tr>
<tr>
<td>D1</td>
<td>D1</td>
<td>D1</td>
<td>4</td>
<td>N.C.</td>
<td>D9</td>
<td></td>
</tr>
<tr>
<td>D2</td>
<td>D2</td>
<td>D2</td>
<td>5</td>
<td>N.C.</td>
<td>D10</td>
<td></td>
</tr>
<tr>
<td>D3</td>
<td>D3</td>
<td>D3</td>
<td>6</td>
<td>/INT</td>
<td>/INT</td>
<td>/INT</td>
</tr>
<tr>
<td>D4</td>
<td>D4</td>
<td>D4</td>
<td>7</td>
<td>/NMI</td>
<td>/NMI</td>
<td>/NMI</td>
</tr>
<tr>
<td>D5</td>
<td>D5</td>
<td>D5</td>
<td>8</td>
<td>N.C.</td>
<td>/HALT</td>
<td>D11</td>
</tr>
<tr>
<td>D6</td>
<td>D6</td>
<td>D6</td>
<td>9</td>
<td>N.C.</td>
<td>/MREQ</td>
<td>/MREQ</td>
</tr>
<tr>
<td>D7</td>
<td>D7</td>
<td>D7</td>
<td>10</td>
<td>/IORQ</td>
<td>/IORQ</td>
<td>/IORQ</td>
</tr>
<tr>
<td>A0</td>
<td>A0</td>
<td>A0</td>
<td>11</td>
<td>/RD</td>
<td>/RD</td>
<td>/RD</td>
</tr>
<tr>
<td>A1</td>
<td>A1</td>
<td>A1</td>
<td>12</td>
<td>/WR</td>
<td>/WR</td>
<td>/WR</td>
</tr>
<tr>
<td>A2</td>
<td>A2</td>
<td>A2</td>
<td>13</td>
<td>N.C.</td>
<td>/BUSAK</td>
<td>D12</td>
</tr>
<tr>
<td>A3</td>
<td>A3</td>
<td>A3</td>
<td>14</td>
<td>N.C.</td>
<td>/WAIT</td>
<td>/WAIT</td>
</tr>
<tr>
<td>A4</td>
<td>A4</td>
<td>A4</td>
<td>15</td>
<td>N.C.</td>
<td>/BUSRQ</td>
<td>D13</td>
</tr>
<tr>
<td>A5</td>
<td>A5</td>
<td>A5</td>
<td>16</td>
<td>/RESET</td>
<td>/RESET</td>
<td>/RESET</td>
</tr>
<tr>
<td>A6</td>
<td>A6</td>
<td>A6</td>
<td>17</td>
<td>N.C.</td>
<td>/M1</td>
<td>/IACK</td>
</tr>
<tr>
<td>A7</td>
<td>A7</td>
<td>A7</td>
<td>18</td>
<td>N.C.</td>
<td>/RFSH</td>
<td>D14</td>
</tr>
<tr>
<td>A8</td>
<td>A8</td>
<td>A8</td>
<td>19</td>
<td>N.C.</td>
<td>/MEMDIS</td>
<td>/MEMDIS</td>
</tr>
<tr>
<td>A9</td>
<td>A9</td>
<td>A9</td>
<td>20</td>
<td>N.C.</td>
<td>VDUSEL</td>
<td>A22</td>
</tr>
<tr>
<td>A10</td>
<td>A10</td>
<td>A10</td>
<td>21</td>
<td>N.C.</td>
<td>/IEI</td>
<td>D15</td>
</tr>
<tr>
<td>A11</td>
<td>A11</td>
<td>A11</td>
<td>22</td>
<td>N.C.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>A12</td>
<td>A12</td>
<td>A12</td>
<td>23</td>
<td>N.C.</td>
<td>CLK</td>
<td>CLK</td>
</tr>
<tr>
<td>A13</td>
<td>A13</td>
<td>A13</td>
<td>24</td>
<td>N.C.</td>
<td>/RDUDS</td>
<td></td>
</tr>
<tr>
<td>A14</td>
<td>A14</td>
<td>A14</td>
<td>25</td>
<td>N.C.</td>
<td>/WRUDS</td>
<td></td>
</tr>
<tr>
<td>A15</td>
<td>A15</td>
<td>A15</td>
<td>26</td>
<td>N.C.</td>
<td></td>
<td>A21</td>
</tr>
<tr>
<td>A16</td>
<td>N.C.</td>
<td>27</td>
<td>N.C.</td>
<td>A20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>A17</td>
<td>N.C.</td>
<td>28</td>
<td>N.C.</td>
<td>A19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>+12 Vdc</td>
<td>+12 Vdc</td>
<td>N.C.</td>
<td>30</td>
<td>N.C.</td>
<td>-12 Vdc</td>
<td>-12 Vdc</td>
</tr>
<tr>
<td>+5 Vdc</td>
<td>+5 Vdc</td>
<td>+5 Vdc</td>
<td>31</td>
<td>+5 Vdc</td>
<td>+5 Vdc</td>
<td>+5 Vdc</td>
</tr>
<tr>
<td>GND</td>
<td>GND</td>
<td>GND</td>
<td>32</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
</tbody>
</table>

Figure 9: K1 - ABACO® BUS connector
Signals description:

8 bits CPU

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0÷A15</td>
<td>O</td>
<td>Address BUS</td>
</tr>
<tr>
<td>D0÷D7</td>
<td>I/O</td>
<td>Data BUS</td>
</tr>
<tr>
<td>/INT</td>
<td>I</td>
<td>Interrupt request</td>
</tr>
<tr>
<td>/NMI</td>
<td>I</td>
<td>Non Maskable Interrupt</td>
</tr>
<tr>
<td>/HALT</td>
<td>O</td>
<td>Halt state</td>
</tr>
<tr>
<td>/MREQ</td>
<td>O</td>
<td>Memory Request</td>
</tr>
<tr>
<td>/IORQ</td>
<td>O</td>
<td>Input Output Request</td>
</tr>
<tr>
<td>/RD</td>
<td>O</td>
<td>Read cycle status</td>
</tr>
<tr>
<td>/WR</td>
<td>O</td>
<td>Write cycle status</td>
</tr>
<tr>
<td>/BUSAK</td>
<td>O</td>
<td>BUS Acknowledge</td>
</tr>
<tr>
<td>/WAIT</td>
<td>I</td>
<td>Wait</td>
</tr>
<tr>
<td>/BUSRQ</td>
<td>I</td>
<td>BUS Request</td>
</tr>
<tr>
<td>/RESET</td>
<td>O</td>
<td>Reset</td>
</tr>
<tr>
<td>/M1</td>
<td>O</td>
<td>Machine cycle one</td>
</tr>
<tr>
<td>/RFSH</td>
<td>O</td>
<td>Refresh for dynamic RAM</td>
</tr>
<tr>
<td>/MEMDIS</td>
<td>I</td>
<td>Memory Display</td>
</tr>
<tr>
<td>VDUSEL</td>
<td>O</td>
<td>VDU Selection</td>
</tr>
<tr>
<td>/IEI</td>
<td>I</td>
<td>Interrupt Enable Input</td>
</tr>
<tr>
<td>CLK</td>
<td>O</td>
<td>System clock</td>
</tr>
<tr>
<td>R.B.</td>
<td>I</td>
<td>Reset button</td>
</tr>
<tr>
<td>+5 Vdc</td>
<td>I</td>
<td>Power supply at +5 Vdc</td>
</tr>
<tr>
<td>+12 Vdc</td>
<td>I</td>
<td>Power supply at +12 Vdc</td>
</tr>
<tr>
<td>-12 Vdc</td>
<td>I</td>
<td>Power supply at -12 Vdc</td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td>Ground signal</td>
</tr>
</tbody>
</table>

16 bits CPU

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A16÷A22</td>
<td>O</td>
<td>Address BUS</td>
</tr>
<tr>
<td>D8÷D15</td>
<td>I/O</td>
<td>Data BUS</td>
</tr>
<tr>
<td>/RD UDS</td>
<td>O</td>
<td>Read Upper Data Strobe</td>
</tr>
<tr>
<td>/WR UDS</td>
<td>O</td>
<td>Write Upper Data Strobe</td>
</tr>
<tr>
<td>/IACK</td>
<td>O</td>
<td>Interrupt Acknowledge</td>
</tr>
<tr>
<td>/RD LDS</td>
<td>O</td>
<td>Read Lower Data Strobe</td>
</tr>
<tr>
<td>/WR LDS</td>
<td>O</td>
<td>Write Lower Data Strobe</td>
</tr>
</tbody>
</table>

Note:
The signals directions used in the upper description refer to a control or command card (CPU or GPC®) and they are not changed neither on peripheral card, to avoid ambiguous indications when system with more than one cards are realized.
CN1 is a 20 pins, male, 90°, low profile connector with 2.54 mm pitch. On CN1 are available the 6 timers counters signals of the two on board PT 82C54. Through this connector the EMI 01 card can be directly connected, obtaining a low cost axis control system. All the signals are at TTL level and they are placed in order to reduce interference and electrical noise.

**FIGURE 10: CN1 - PT 82C54 CONNECTOR**

Signals description:

<table>
<thead>
<tr>
<th>OUT x-y</th>
<th>GATE x-y</th>
<th>CLK x-y</th>
<th>+5 Vdc</th>
<th>GND</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUT 0-A</td>
<td>GATE 0-A</td>
<td>CLK 0-A</td>
<td>+5 Vdc</td>
<td>GND</td>
</tr>
<tr>
<td>OUT 1-A</td>
<td>GATE 1-A</td>
<td>CLK 1-A</td>
<td>+5 Vdc</td>
<td>GND</td>
</tr>
<tr>
<td>OUT 2-A</td>
<td>GATE 2-A</td>
<td>CLK 2-A</td>
<td>+5 Vdc</td>
<td>GND</td>
</tr>
</tbody>
</table>

- **OUT x-y**: Output signal for timer counter x of PT 82C54 y.
- **GATE x-y**: Trigger signal for timer counter x of PT 82C54 y.
- **CLK x-y**: Clock signal for timer counter x of PT 82C54 y.
- **+5 Vdc**: +5 Vdc power supply.
- **GND**: Ground signal.
Figure 11: Connection diagram of PT 82C54 signals
DIGITAL I/O INTERFACES

With CN2 (standard I/O ABACO® connector) the GPC® F2 can be connected to some of the numerous grifo® boards modules that have the same pin out. The connection of all these external modules is really simple in fact only a 20 ways flat cable (order code FLT.20+20) is necessary, that connects the power supply too. About software the use of digital I/O interfaces is likewise easy in fact GPC® F2 software tools include proper drivers, library, example, etc.

Below there is a brief description of the supported interfaces:

- **QTP 16P, QTP 24P, KDx x24, DEB 01,** etc.: they are useful local operator panels. These boards already have all the resources (alphanumeric displays, matrix keyboards, LEDs etc) necessary to solve the common man machine communication problems at a short distance from GPC® F2. For software the programmer can use the relative procedure contained in all the GPC® F2 software tools. These procedures normally are drivers software added to the language and they use directly its console instructions (for example INPUT and PRINT for BASIC, PRINTF and SCANNF for C etc.), so for the user is very simple to write on displays and to get data from keyboards.

- **MCI 64:** it a large mass memory support that can directly manage the PCMCIA memory cards RAM, FLASH, ROM, etc.) in their available sizes. About software the developed drivers provide a complete file system that allows read and write of data through the high level files instructions, of the selected programming language.

- **IAC 01, DEB 01:** it is an interface for CENTRONICS parallel printer that can be connected with a standard printer cable. The printer is managed by software through the high level instructions of the selected programming language (PRINT for BASIC, PRINTF for C, WRITE for PASCAL, etc.).

- **RBO xx, TBO xx, XBI xx, OBI xx:** these are buffer interfaces for I/O TTL signals. With these modules the the TTL input signals are converted in NPN or PNP optoisolated inputs and the TTL output signals are converted in relays or transistor optoisolated outputs.

For further information about the digital I/O interfaces please read "EXTERNAL CARD" chapter and the software tools documentation.

I/O CONNECTION

To prevent possible connecting problems between GPC® F2 and the external systems, the user has to read carefully the information of the previous paragraphs and he must follow these instructions:

- For RS 232 communication signals the user must follow the standard rules of this protocol.

- For all TTL signals the user must follow the rules of this electric standard. The connected digital signal must be always referred to card digital ground and if an electric insulation is necessary, then an opto coupled interface must be connected. For TTL signals, the 0 Vdc level corresponds to logic state "0", while 5Vdc level corresponds to logic state "1".
FIGURE 12: LEDS, CONNECTORS, DIP SWITCH, MEMORY, ETC. LOCATION
LEDS

On GPC® F2 there are 3 LEDs that shows some card status, as described in the following table:

<table>
<thead>
<tr>
<th>LED</th>
<th>COLOR</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD1</td>
<td>Yellow</td>
<td>It indicates, when enabled, the 0 logic status of CPU P1.2 (PWM) signal. In this way the buzzer activation is displayed, also when subsound are generated.</td>
</tr>
<tr>
<td>LD2</td>
<td>Red</td>
<td>It indicates, when enabled, the 0 logic status of CPU P1.5 signal. Please refer to &quot;EPROM BURNING&quot; paragraph.</td>
</tr>
<tr>
<td>LD3</td>
<td>Green</td>
<td>It indicates, when enabled, the presence of the programming voltage on pin 13 of CN3. Please refer to &quot;EPROM BURNING&quot; paragraph.</td>
</tr>
</tbody>
</table>

**FIGURE 13: LEDS table**

The main function of LEDs is to inform the user about card status, with a simple visual indication and in addition to this, LEDs make easier the debug and test operations of the complete system. To recognize the LEDs location on the card, please refer to figure 12.

INTERRUPTS MANAGEMENT

One of the most important GPC® F2 features is the powerfull interrupts management. Following there is a brief description on interrupt hardware signals management of the card:

/INT ABACO® BUS (K1) -> generates an interrupt signal on pin 13 (/INT1) of CPU if J6 is connected in 1-2 position;
/NMI ABACO® BUS (K1) -> generates an interrupt signal on pin 12 (/INT0) of CPU.

Moreover all the CPU internal peripheral devices (timer counters, serial, etc.) can generate interrupts requests. For further information about all internal interrupts and the interrupt mangement by the CPU, please refer to specific documentation of the manufacturing company.

POWER SUPPLY

The card must be powered only with +5 Vdc. As described in previous paragraphs, the two power supply signals (+5 Vdc and GND) are available on all the card connectors, but to minimize the lay out problems the power should be supplied from ABACO® BUS connector (K1), connecting all the proper 8 pins (1, 2, 31, 32 A and C).
If this rule complicates the card installation, the user can supply the power through the others connectors, but only after a carefull test and check.
JUMPERS

On GPC® F2 there are 9 jumpers for card configuration. Connecting these jumpers, the user can define for example the memory type and size, the peripheral devices functionality and so on. Here below is the jumpers list, location and function:

<table>
<thead>
<tr>
<th>NAME</th>
<th>PIN N°</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>J1</td>
<td>2</td>
<td>Selects CPU internal ROM activation.</td>
</tr>
<tr>
<td>J2</td>
<td>3</td>
<td>Selects IC8 RAM size.</td>
</tr>
<tr>
<td>J3</td>
<td>3</td>
<td>Selects IC7 memory devices type.</td>
</tr>
<tr>
<td>J4</td>
<td>3</td>
<td>Selects memories maps.</td>
</tr>
<tr>
<td>J5</td>
<td>3</td>
<td>Selects memories maps.</td>
</tr>
<tr>
<td>J6</td>
<td>3</td>
<td>Selects CPU P3.3 (/INT1) signal connection.</td>
</tr>
<tr>
<td>J7</td>
<td>3</td>
<td>Selects IC9 and IC10 power supply voltage.</td>
</tr>
<tr>
<td>J8</td>
<td>2</td>
<td>Reset contact.</td>
</tr>
<tr>
<td>J9</td>
<td>2</td>
<td>Selects on board battery connection.</td>
</tr>
</tbody>
</table>

**Figure 14: Jumpers summarizing table**

The following tables describe all the right connections of GPC® F2 jumpers with their relative functions. To recognize these valid connections, please refer to the board printed diagram (serigraph) or to figure 2 of this manual, where the pins numeration is listed; for recognizing jumpers location, please refer to figure 17.

The "*" used in the following tables, denotes the default connection, or on the other hand the connection set up at the end of testing phase, that is the configuration the user receives.
### 2 PINS JUMPERS

<table>
<thead>
<tr>
<th>JUMPER</th>
<th>CONNECTION</th>
<th>USE</th>
<th>DEF.</th>
</tr>
</thead>
<tbody>
<tr>
<td>J1</td>
<td>not connected</td>
<td>Enables the eventual internal ROM of the CPU.</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>connected</td>
<td>Disables the eventual internal ROM of the CPU.</td>
<td></td>
</tr>
<tr>
<td>J8</td>
<td>not connected</td>
<td>Disables reset circuit.</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>connected</td>
<td>Enables reset circuit.</td>
<td></td>
</tr>
<tr>
<td>J9</td>
<td>not connected</td>
<td>Back up battery non connected to real time clock.</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>connected</td>
<td>Back up battery connected to real time clock.</td>
<td></td>
</tr>
</tbody>
</table>

**FIGURE 15: 2 PINS JUMPERS TABLE**

### 3 PINS JUMPERS

<table>
<thead>
<tr>
<th>JUMPER</th>
<th>CONNECTION</th>
<th>USE</th>
<th>DEF.</th>
</tr>
</thead>
<tbody>
<tr>
<td>J2</td>
<td>1-2</td>
<td>Configures IC8 for 8K RAM.</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>2-3</td>
<td>Configures IC8 for 32K RAM, EPROM.</td>
<td></td>
</tr>
<tr>
<td>J3</td>
<td>1-2</td>
<td>Configures IC7 for 8K RAM or 8 and 16K EPROM.</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>2-3</td>
<td>Configures IC7 for 32K EPROM.</td>
<td></td>
</tr>
<tr>
<td>J4</td>
<td>1-2</td>
<td>Selects IC8 memory device addresses. Please refer to &quot;MEMORY MAPS&quot; paragraph.</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>2-3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>J5</td>
<td>1-2</td>
<td>Selects IC7 memory device addresses. Please refer to &quot;MEMORY MAPS&quot; paragraph.</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>2-3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>J6</td>
<td>1-2</td>
<td>Connects CPU P3.3 (/INT1) signal to /INT1 signal on K1.</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>2-3</td>
<td>Connects CPU P3.3 (/INT1) signal to GND.</td>
<td></td>
</tr>
<tr>
<td>J7</td>
<td>1-2</td>
<td>Selects a +5 Vdc power supply voltage for IC9 and IC10 EPROM.</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>2-3</td>
<td>Selects a +6 Vdc power supply voltage for IC9 and IC10 EPROM.</td>
<td></td>
</tr>
</tbody>
</table>

**FIGURE 16: 3 PINS JUMPERS TABLE**
Figure 17: Jumpers location
MEMORY SELECTION

On GPC® F2 can be mounted 96K bytes of memory divided in several configurations, as described in the following table:

<table>
<thead>
<tr>
<th>IC</th>
<th>DEVICE</th>
<th>SIZE</th>
<th>JUMPER CONFIGURATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>EPROM</td>
<td>8K Bytes</td>
<td>J3 in position 1-2</td>
</tr>
<tr>
<td></td>
<td>EPROM</td>
<td>16K Bytes</td>
<td>J3 in position 1-2</td>
</tr>
<tr>
<td></td>
<td>EPROM</td>
<td>32K Bytes</td>
<td>J3 in position 2-3</td>
</tr>
<tr>
<td></td>
<td>RAM, backed RAM</td>
<td>8K Bytes</td>
<td>J3 in position 1-2</td>
</tr>
<tr>
<td>8</td>
<td>RAM, backed RAM</td>
<td>8K Bytes</td>
<td>J2 in position 1-2</td>
</tr>
<tr>
<td></td>
<td>RAM, backed RAM, EEPROM</td>
<td>32K Bytes</td>
<td>J2 in position 2-3</td>
</tr>
<tr>
<td>9</td>
<td>EPROM</td>
<td>8K Bytes</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>EPROM</td>
<td>16K Bytes</td>
<td>-</td>
</tr>
<tr>
<td>10</td>
<td>EPROM</td>
<td>8K Bytes</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>EPROM</td>
<td>16K Bytes</td>
<td>-</td>
</tr>
</tbody>
</table>

**FIGURE 18: MEMORY SELECTION TABLE**

All the sockets follow the JEDEC standard, so the mounted memory devices must have JEDEC pin outs. The jumpers configurations described on figure 18 only prearrange the sockets for the indicated memory devices, but there are some other jumpers that set the memory addressing map; for this information, please refer to "MEMORY MAPS" paragraph.

Normally GPC® F2 is supplied in its default configuration with 32K RAM on IC 8; each different configurations can be defined during order phase or self mounted by the user. Below are reported the abbreviation code of the possible memory options:

.8KMOD -> 8K x 8 backed RAM
.32KMOD -> 32K x 8 backed RAM
.32EE -> 32K x 8 parallel EEPROM

For further information and prices please contact directly grifo®.

EPROM BURNING

On GPC® F2 is available a comfortable circuit that can burn the IC9 and IC10 EPROMs with user data. This circuit is really interesting especially if used with BASIC F2 software tools in fact some of the BASIC commands can burn the developed application program directly on the EPROMs. Below are reported some indications for the right use of this circuit:

1) The programming voltage for the IC9 and IC10 EPROMs must be connected to to pin 13 of CN3; the value of this voltage must correspond to those required by the used EPROMs in the range 12.0 to 13.0 Vdc. The LD3 LEDs signals the presence of the programming voltage.
2) The J7 jumper selects the power supply voltage of the two devices. Please remember that a +6 Vdc power supply enables the intelligent burning which reduces the programmation time of each byte. To correctly use this intelligent burning the user must first supply the programming voltage, then connect the J7 jumper in position 2-3 and after start burning; when the burning phase is completed the user must reselect the normal power supply, connecting J7 in position 1-2.
3) The CPU P1.5 acts as a /PGM ENABLE signal, or on the other hand it connects the programming voltage (described at point 1) to the pin 1 = Vpp of IC9 and IC10 devices. This signal status is displayed by LD2 LED.

4) The CPU P1.4 acts as a /PGM PULSE signal in fact it is connected to pin 27 = /PGM of IC9 and IC10 devices. It must be used to confirm each byte programmation cycle.

5) The CPU P1.3 acts as a DISABLE signal and when it is set low the A0÷A7 addresses signals are maintained stable. In this way the IC9 and IC10 signals don't change even if the CPU is executing some instructions.

6) The burning circuit works correctly if only the relative management code is saved and executed on internal microprocessor ROM.

For further information on burning procedures and high level command use please refer to proper documentation of the software tools.

POWER ON AND RESET

On GPC® F2 there is a reset and power on circuit that manages the always hard phase of card power up and start. This circuit has the following features:
- Fixed power on time, defined by a proper on board RC circuit;
- reset source from R.B. signal on K1 connector (ABACO® BUS);
- reset source from on board J8 contact;
- reset circuit output connected to all the card's section;
- reset circuit output connected to /RESET signal on K1 connector (ABACO® BUS);
- reset circuit output connected to /RESET signal on CN2 connector;

As before described the J8 contact can enable the card reset circuit: by connecting the two jumpers pins to a normally open contact (i.e. a button), when the contact is closed (two pins short circuited) the card restarts execution of the program saved in the code area and all the on board peripheral devices are reset at the same time. J8 is commonly used to exit from endless loops especially during debug phase. To recognize J8 location on the board, please refer to figure 17.

ON BOARD INPUT

GPC® F2 card is equipped with an octal dip switch (DIP1) that can be read by software. It is normally used for system configuration (operating mode selection, card number programmation inside a network system, firmware configuration, etc.). Reading the dip switches register by software, the user obtain a negated value (0 -> dip in ON position and 1 -> dip in OFF position) as described in "I/O ADDRESSES" and "PPI 82C55" chapters.

Also the J6 jumper can be used as on board input acquired by software, in fact it is connected to CPU P3.3 that is maintained low if the jumper is in position 2-3 and vice versa maintained high if it is in position 1-2 (award that /INT signal on K1 ABACO® BUS connector is not driven by other cards). To recognize J6 and DIP 1 location on the board, please refer to figure 17 and 12.
SOFTWARE

A wide selection of software development tools can be obtained, allowing use of the module as a system for its own development, both in assembler and in other high level languages; in this way the user can easily develop all the requested application programs in a very short time. Generally all software packages available for the mounted microprocessor, or for the 51 family, can be used.

MCS BASIC F2: complete development tools for MCS BASIC (interpreted BASIC language for industrial application). It needs a P.C. for console and program saving operations, while the debug, test and program operations are performed on the card. Special instructions which manage the on board peripheral devices have been added.

BXC51: cross compiler for source files written in MCS BASIC F2. It allows a considerable speed increment of the starting MCS BASIC program and it is completely executed on external P.C.

XPAS51: cross compiler for PASCAL source program, executable on P.C. with MS-DOS.

FORTH: complete software development tools to program the card with FORTH high level language. It needs a P.C. for user interface and it is really interesting for its fast execution and small size, of the generated code.

MCC 51: integer cross compiler for source files in standard ANSI C. It produces a source assembly file compatible with MCA 51 or with Intel macro relocatable assembler MCS 51.

MCA 51: macro cross assembler available for MS-DOS operating system in absolute and relocatable version. In this relocatable version is supplied with a linker and a library manager.

MCS 51: source level debugger and simulator. It is executed on P.C. without any additional hardware and it allows loading of HEX and SYMBOLIC files, breakpoint setting, instruction execution in trace mode, registers and memory dump, etc.

MCK 51: it is the sum of MCC 51 and MCA 51 and it is a complete C compiler with an output file type compatible with MCS 51.

HI TECH C 51: cross compiler for C source program. It is a powerful software tool that includes editor, C compiler, assembler, optimizer, linker, library, and remote symbolic debugger, in one easy to use integrated development environment.

SYS51CW: cross compiler for C source program. It is a powerful software tool that includes editor, C compiler, assembler, optimizer, linker, library, simulator and remote symbolic debugger, included in an easy to use integrated development environment for Windows.

SYS51PW: cross compiler for PASCAL source program. It is a powerful software tool that includes editor, PASCAL compiler, assembler, optimizer, linker, library, simulator and remote symbolic debugger, included in an easy to use integrated development environment for Windows.

MDP: monitor debugger program able to load and debug each HEX Intel files for 51 microprocessor family. It is provided of the standard commands available on in circuit emulator and requires only an external P.C. connected through a serial line.
DDS MICRO C 51: low cost cross compiler for C source program. It is a powerful software tool that includes editor, C compiler (integer), assembler, optimizer, linker, library, and remote debugger, in one easy to use integrated development environment. There are also included the library sources and many utilities programs.

SOFTICE: It is a remote symbolic debugger with cross assembler. It is provided of the standard commands available on in circuit emulator and requires only an external P.C. connected through a serial line. There is an high level user interface that can visualize all the processor status in a multiwindow visualization.

NOICE: It is a PC hosted debugger consists of a target specific DOS program, NOICExxx.EXE, and a target resident monitor program. The two programs communicate via RS 232. NOICE includes: source level debug; a disassembler; a file viewer; memory display and editing; a virtually unlimited number of breakpoints; hardware free single step; definition of symbols; the ability to record and play back files of commands; on line help.

OPEN 51/UNI: in circuit emulator for the 51 family. It is a powerful hardware and software tool that includes: source level debugging and symbolic debugging; project management; built-in multi-file editor; execution of external compilers; debugging of several modules at the same time; built-in disassembler; source level step and trace functions; animate functions; inserting and deleting of breakpoints on the source level; watching and modifying variables on symbol and absolute level.

EMBEDDED PASCAL 51: cross compiler for PASCAL source program. It is a powerful software tool that includes editor, PASCAL compiler, assembler, optimizer, library, included in an easy to use integrated development environment for Windows 95 and NT. Many memory models and data types are supported and sources of library are provided too.

BASCOM 8051: cross compiler for BASIC source program. It is a powerful software tool that includes editor, BASIC compiler and simulator included in an easy to use integrated development environment for Windows. Many memory models, data types and direct use of hardware resource instructions are available.

GET 51: it is a complete program with editor, communication driver and mass memory management for all ’51 family cards. This program developed by grifo® allows to operate in the best conditions when MCS BASIC, BXC51, MDP software tools are used.
INTRODUCTION

In this chapter are reported all information about card use, related to hardware and software. For example, the registers addresses and the memory allocation are described below.

ON BOARD RESOURCES ALLOCATION

The card devices addresses are managed by a specific control logic, realized with programmable array logic. This control logic allocates memory and peripheral devices in a comfortable mode for the user. The available microprocessors address 64K bytes of code memory and 64K bytes of data memory and the control logic maps the on board memory and peripheral devices, inside these addresses spaces. Control logic sets size, type and addresses of memory devices through jumpers J2, J3, J4 and J5; at the same time it allocates I/O addresses always in the upper 1.5K bytes of microprocessor memory and it avoids any conflict with the other CPU internal peripheral devices. Summarizing the control logic allocates:

- up to 32K bytes of EPROM, RAM on IC 7;
- up to 32K bytes of RAM, EEPROM on IC 8;
- up to 16K bytes of EPROM on IC 9;
- up to 16K bytes of EPROM on IC 10;
- PPI 82C55;
- two PT 82C54;
- ABACO® BUS;
- real time clock;

The addresses of all these devices are described in the following paragraphs and can’t be set with different value. The other devices, as status LEDs, buzzer configuration inputs and EPROM burning circuit, are always managed by control logic but they are not allocated in memory space, in fact these device are driven through CPU I/O lines.

MEMORY MAPS

Actually on GPC® F2 are available two different control logics for memory maps, named BU and BS; they are mounted on IC3 socket and they are recognized by a proper code written above them. These control logics provide four different memory configurations according to J4 and J5 setting. The following paragraphs contains a graphic description of memory maps, the two jumpers setting, the used software tools and the I/O addresses. 

The memory size and type is selected by some handy jumpers, as described on figure 18.
BU-1 MAP

CODE AND DATA AREA

<table>
<thead>
<tr>
<th>Offset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FFFFH</td>
<td>ON BOARD I/O</td>
</tr>
<tr>
<td>FA00H</td>
<td>NOT USED</td>
</tr>
<tr>
<td>F9FFH</td>
<td></td>
</tr>
<tr>
<td>F800H</td>
<td>IC10 EPROM Programmer</td>
</tr>
<tr>
<td>F7FFH</td>
<td></td>
</tr>
<tr>
<td>C000H</td>
<td>IC9 EPROM Programmer</td>
</tr>
<tr>
<td>BFFFH</td>
<td></td>
</tr>
<tr>
<td>8000H</td>
<td>IC8 RAM</td>
</tr>
<tr>
<td>7FFFH</td>
<td></td>
</tr>
<tr>
<td>4000H</td>
<td>IC7 EPROM or RAM</td>
</tr>
<tr>
<td>3FFFH</td>
<td></td>
</tr>
<tr>
<td>2000H</td>
<td>IC8 RAM</td>
</tr>
<tr>
<td>1FFFH</td>
<td></td>
</tr>
<tr>
<td>0000H</td>
<td></td>
</tr>
</tbody>
</table>

**Figure 20: BU-1 Memory Configuration**

Used by software tools as: BASIC F2 with utility.
Figure 21: BU-2 Memory Configuration

Used by software tools as: BASIC F2.
FIGURE 22: BS-1 MEMORY CONFIGURATION

Used by software tools as: BASCOM 8051; MDP; HI TECH C; DDS MICRO C; etc. Note: in this configuration the IC 9 and IC 10 sockets must be empty.
Used by software tools as: BASIC F2.
I/O ADDRESSES

I/O addresses are located in the last 1.5K bytes of the 64K bytes data and code microprocessor addressing space. Naturally memory devices can't be addressed in the space reserved for I/O addresses, in fact control logic selects only one device at a time and it excludes any conflict. Next table shows addresses, meanings and direction of peripheral devices registers (only the microprocessor external ones):

<table>
<thead>
<tr>
<th>DEVICE</th>
<th>REG.</th>
<th>ADDRESS</th>
<th>R/W</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>PPI 82C55</td>
<td>PDA</td>
<td>FA00H</td>
<td>R/W</td>
<td>Port A data register</td>
</tr>
<tr>
<td></td>
<td>PDB</td>
<td>FA01H</td>
<td>R/W</td>
<td>Port B data register</td>
</tr>
<tr>
<td></td>
<td>PDC</td>
<td>FA02H</td>
<td>R/W</td>
<td>Port C data register</td>
</tr>
<tr>
<td></td>
<td>CNT</td>
<td>FA03H</td>
<td>R/W</td>
<td>Control and command register</td>
</tr>
<tr>
<td>PT 82C54 A</td>
<td>CNT0A</td>
<td>FA40H</td>
<td>R/W</td>
<td>Counter 0-A data register</td>
</tr>
<tr>
<td></td>
<td>CNT1A</td>
<td>FA41H</td>
<td>R/W</td>
<td>Counter 1-A data register</td>
</tr>
<tr>
<td></td>
<td>CNT2A</td>
<td>FA42H</td>
<td>R/W</td>
<td>Counter 2-A data register</td>
</tr>
<tr>
<td></td>
<td>CWA</td>
<td>FA43H</td>
<td>W</td>
<td>PT 82C54 A command register</td>
</tr>
<tr>
<td>PT 82C54 B</td>
<td>CNT0B</td>
<td>FA80H</td>
<td>R/W</td>
<td>Counter 0-B data register</td>
</tr>
<tr>
<td></td>
<td>CNT1B</td>
<td>FA81H</td>
<td>R/W</td>
<td>Counter 1-B data register</td>
</tr>
<tr>
<td></td>
<td>CNT2B</td>
<td>FA82H</td>
<td>R/W</td>
<td>Counter 2-B data register</td>
</tr>
<tr>
<td></td>
<td>CWB</td>
<td>FA83H</td>
<td>W</td>
<td>PT 82C54 B command register</td>
</tr>
<tr>
<td>Real Time Clock</td>
<td>SEC1</td>
<td>FAC0H</td>
<td>R/W</td>
<td>Second units data register</td>
</tr>
<tr>
<td></td>
<td>SEC10</td>
<td>FAC1H</td>
<td>R/W</td>
<td>Second tens data register</td>
</tr>
<tr>
<td></td>
<td>MIN1</td>
<td>FAC2H</td>
<td>R/W</td>
<td>Minute units data register</td>
</tr>
<tr>
<td></td>
<td>MIN10</td>
<td>FAC3H</td>
<td>R/W</td>
<td>Minute tens data register</td>
</tr>
<tr>
<td></td>
<td>HOU1</td>
<td>FAC4H</td>
<td>R/W</td>
<td>Hour units data register</td>
</tr>
<tr>
<td></td>
<td>HOU10</td>
<td>FAC5H</td>
<td>R/W</td>
<td>Hour tens data register and AM/PM</td>
</tr>
<tr>
<td></td>
<td>DAY1</td>
<td>FAC6H</td>
<td>R/W</td>
<td>Day units data register</td>
</tr>
<tr>
<td></td>
<td>DAY10</td>
<td>FAC7H</td>
<td>R/W</td>
<td>Day tens data register</td>
</tr>
<tr>
<td></td>
<td>MON1</td>
<td>FAC8H</td>
<td>R/W</td>
<td>Month units data register</td>
</tr>
<tr>
<td></td>
<td>MON10</td>
<td>FAC9H</td>
<td>R/W</td>
<td>Month tens data register</td>
</tr>
<tr>
<td></td>
<td>YEA1</td>
<td>FACAH</td>
<td>R/W</td>
<td>Year units data register</td>
</tr>
<tr>
<td></td>
<td>YEA10</td>
<td>FACBH</td>
<td>R/W</td>
<td>Year tens data register</td>
</tr>
<tr>
<td></td>
<td>WEE</td>
<td>FACCH</td>
<td>R/W</td>
<td>Day of the week data register</td>
</tr>
<tr>
<td></td>
<td>REGD</td>
<td>FACDH</td>
<td>R/W</td>
<td>Control register D</td>
</tr>
<tr>
<td></td>
<td>REGE</td>
<td>FACEH</td>
<td>R/W</td>
<td>Control register E</td>
</tr>
<tr>
<td></td>
<td>REGF</td>
<td>FACFH</td>
<td>R/W</td>
<td>Control register F</td>
</tr>
</tbody>
</table>

**Figure 24: I/O addresses table**

For further information about register meanings, please refer to next chapter called "PERIPHERAL DEVICES SOFTWARE DESCRIPTION".
PERIPHERAL DEVICES SOFTWARE DESCRIPTION

In the previous paragraphs are described the external registers addresses, while in this one there is a specific description of registers meaning and function (please refer to figure 24, for the registers name). For the microprocessor internal peripheral devices, not described in this chapter, or for further information, please refer to manufacturing company documentation.

STATUS LEDS

Two of the three on board LEDs can be driven by software; in details:

- LD1 is activated when CPU P1.2 is set to 0 and viceversa;
- LD2 is activated when CPU P1.5 is set to 0 and viceversa;

Both the described signals are set to 1 after a reset or power on, maintaining disabled the LEDs.

BUZZER

The BZ1 buzzer is connected to CPU P1.2 signal, thus to emit sound it is necessary to generate a PWM signal on this line. The sound type is defined by the frequency and duty cycle of this PWM signal and so it is completely software programmable. Some software tools, as BASIC F2, have high level instructions that generate this PWM signal with some software configurable parameters. P1.2 is set to 1 after a reset or power.

AUXILIARY SERIAL LINE

The auxiliary serial line available on CN3 connector is a software, monodirectional output, RS 232 buffered serial line managed through CPU P1.7 signal. The user can define either communication speed or physical protocol by changing the management software (for further information refer to software tools documentation or contact directly grifo®).

ABACO® BUS

The GPC® F2 control logic manages also ABACO® BUS interface. Through this interface it is possible to perform I/O operations on each available peripheral card. The valid addresses are those included in the range FB00H-FFFFH, and when a peripheral card is mapped at the <baseadd> address it will be directly used with memory read and write instructions (equal to input and output intructions) at the address FB00H+<baseadd>. 
PPI 82C55

This external peripheral device is managed through 4 registers: one control and command register (CNT) and three data registers (PDA, PDB, PDC). The data registers are available both for input operation (to obtain signal status) and for output operation (to set signal status) with the correspondence described in figure 24. The PPI 82C55 can work in three different modes:

- **MODE 0**: it provides two 8 bits bidirectional ports (A,B) and two 4 bits bidirectional ports (C LOW, C HIGH); output signals are latched and input signals are not latched; no handshake signals are provided.
- **MODE 1**: it provides two 12 bits ports (A+C LOW and B+C HIGH) where ports A and B are used as 8 I/O lines and port C are used as 4 handshake lines. Both inputs and outputs are latched.
- **MODE 2**: it provides a 13 bits port (A+C3÷7) where port A is used as 8 I/O lines and the 5 bits of port C are used as handshake, and a 11 bits port (B+C0÷2) where port B is used as 8 I/O lines and the 3 bits of port C are used as handshakes. Both inputs and outputs are latched.

The device is programmed writing an 8 bits word in the control register CNT, with the following bits meaning:

<reg.> = D7  D6  D5  D4  D3  D2  D1  D0  
CNT = SF  M1  M2  A  CH  M3  B  CL  

where:
- **SF**: mode Set Flag: if actived (1) the device is enabled for standard I/O operation
- **M1 M2**: mode selection:
  - 0  0 = mode 0
  - 0  1 = mode 1
  - 1  X = mode 2
- **A**: port A direction: 1=input; 0=output
- **CH**: port C HIGH direction: 1=input; 0=output
- **M3**: mode selection: 1=mode 1; 0=mode 0
- **B**: port B direction: 1=input; 0=output
- **CL**: port C LOW direction: 1=input; 0=output

After Reset or power on PPI 82C55 is programmed in mode 0 with all three ports in input; in this way any connection of PPI 82C55 signals can be used without conflict problems.

When PPI 82C55 port B is connected to DIP 1 dip switch, the peripheral devices must be programmed always with this port in input; instead when DIP 1 is removed and port B is used as other 8 I/O lines, the peripheral programmation must be choosen according to performed hardware connection. The correspondence between register bits and dip switches is as follows:

D7  ->  DIP 1.8  
D6  ->  DIP 1.7  
D5  ->  DIP 1.6  
D4  ->  DIP 1.5  
D3  ->  DIP 1.4  
D2  ->  DIP 1.3  
D1  ->  DIP 1.2  
D0  ->  DIP 1.1

The data read from PDB when DIP 1 is connected is a negated combination, in fact **ON** position corresponds to 0 logic state and **OFF** position cooresponds to 1 logic state.
REAL TIME CLOCK

This device holds 16 successive I/O locations: 3 for device status and control and 13 for data. The data registers are used with read (acquisition of actual time and date) and write (programmation of new time and date) operation as well as the control registers that are read to get the RTC status or wrote to start, stop or initialize the RTC. The detailed function of all the registers is below described:

SEC1 - Second units - Least significant 4 bits (SEC1.3 ÷ 0)
SEC10 - Second tens - Least significant 3 bits (SEC10.2 ÷ 0)
MIN1 - Minute units - Least significant 4 bits (MIN1.3 ÷ 0)
MIN10 - Minute tens - Least significant 3 bits (MIN10.2 ÷ 0)
HOU1 - Hour units - Least significant 4 bits (HOU1.3 ÷ 0)
HOU10 - Hour tens - Least significant 2 bits (HOU10.1 ÷ 0)
YEA1 - Year units - Least significant 4 bits (YEA1.3 ÷ 0)
YEA10 - Year tens - Least significant 2 bits (YEA10.1 ÷ 0)
WEE - Week day - Least significant 3 bits (WEE.2 ÷ 0)

This last register has the following meaning:

<table>
<thead>
<tr>
<th>WEE.2</th>
<th>WEE.1</th>
<th>WEE.0</th>
<th>Week day</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Sunday</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Monday</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Tuesday</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Wednesday</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Thursday</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Friday</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Saturday</td>
</tr>
</tbody>
</table>

The functions of the three control registers bits are:

REGD = NU NU NU NU 30S IF B H

where:

NU = Not used.
30S = This bit is used to set the seconds register to 00, when placed at 1 level. If previous seconds value was greater than 29, the minutes value is increased by one.
IF = It controls the RTC interrupt status. When the bit is read it provides the current interrupt status (1 = enabled and vice versa), while if it is written to 0 it resets the interrupt request, when interrupt mode is selected (see REGE.I).
B = This bit is used to determine whether or not data registers can be read from or written to; when it is read at 0 the data registers can be used and vice versa.
H = When this bit is written to 1, it loads the value previously written in the data register.
D7  D6  D5  D4    D3  D2  D1  D0
REGE = NU  NU  NU  NU  T1  T0  I   M
where:
    NU = Not used.
    T1  T0 = These two bits are used to define the interrupt period:
        0  0   ->  1/64 second;
        0  1   ->  1 second;
        1  0   ->  1 minute;
        1  1   ->  1 hour.
I = This bit is used to control the waveform of the interrupt output signal. There are two
    types of output waveform: the interrupt mode (I=1) keep the output signal in a low level
    until a 0 is written in REGD.IF while the standard mode keep the output signal in a low
    level for a fixed 7.8125 msec time.
M = This bit enables (M=0) or disables (M=1) the output interrupt signal.

D7  D6  D5    D4   D3   D2  D1  D0
REG F = NU  NU  NU  NU  T  24/12  S   R
where:
    NU = Not used.
    T = This bit selects which internal counter is used for RTC counting: 1 -> main counter (fast
        count for testing purpose); 0 -> 15th counter (normal count).
    24/12 = This bit selects the 12 or 24 hour clock mode: 1 -> 0÷23; 0 -> 1÷12 with AM/PM.
    S = This bit is used to stop the RTC internal divider network (S=1) and to let it operate
        normally (S=0).
    R = This bit is used to reset the internal counters below 1 Hz (R=1) and to release them
        (R=0). It does not reset any of the data registers but it reset the counter of the internal
        divider network.

PT 82C54

Please refer to proper documentation of the manufacturing company.

CPU INTERNAL Peripherals

For description of the CPU internal registers and peripherals (serial lines, timers counters, watch dog,
I/O ports, etc.) please refer to specific documentation of the manufacturing company.
EXTERNAL CARDS

GPC® F2 can be connected to a wide range of grifo® cards and to many system of other companies. Hereunder these cards are listed, for further information please call grifo® or visit web sites.

**OBI 01 - OBI 02**
Opto BLOCK Input NPN-PNP
Interface between 16 NPN, PNP optocoupled and displayed input lines, with screw terminal and ABACO® standard I/O 20 pins connector; power supply section; connection for DIN Ω rails.

**OBI N8 - OBI P8**
Opto BLOCK Input NPN-PNP
Interface between 8 NPN, PNP optocoupled and displayed input lines, with screw terminal and ABACO® standard I/O 20 pins connector; power supply section; connection for DIN Ω rails.

**TBO 01 - TBO 08**
Transistor BLOCK Output
Interface for ABACO® standard I/O 20 pins connector; 16 or 8 transistor output lines 45 Vdc 3 A open collector; screw terminal; optocoupled and displayed lines; connection for DIN 247277-1 and 3 rails.

**RBO 01**
Relé BLOCK Output
Interface for ABACO® standard I/O 20 pins connector; 8 displayed 5A or 10A relays; screw terminal; connection for DIN Ω rails.

**RBO 08 - RBO 16**
Relé BLOCK Output
Interface for ABACO® standard I/O 20 pins connector; 8 or 16 displayed Relays 3A with MOV; screw terminal; connection for DIN Ctype and Ω rails.

**XBI 01**
miXed BLOCK Input Output
Interface for ABACO® standard I/O 20 pins connector; 8 transistor output lines 45 Vdc 3A; 8 input lines; screw terminal; optocoupled and displayed I/O lines; connection for DIN 247277-1 and 3 rails.

**XBI R4 - XBI T4**
miXed BLOCK Input-Output
Interface for ABACO® standard I/O 20 pins connector; 4 Relays 3A with MOV or 4 optocoupled Transistors 3A open collectors; 4 input lines optocoupled; screw terminal; connection for DIN Ctype and Ω rails.

**FBC xxx**
Flat Block Contactxxx pins
This interconnection system "wire to board" allows the connection to many type of flat cable connectors to terminal for external connections. Connection for DIN Ω rails.
IBC 01
Interface Block Communication
Conversion card for serial communication, 2 RS 232 lines; 1 RS 422-485 line; 1 optical fibre line; selectable DTE/DCE interface; quick connection for DIN 46277-1 and 3 rails.

DEB 01
Didactis Experimental Board
Supporting card for 16 TTL I/O lines use. It includes: 16 keys, 16 LEDs, 4 digits, 16 keys matrix keyboard, Centronics printer interface, LCD display and fluorescent display interface, GPC® 68 I/O connector, field connection with screw terminal.

MCI 64
Memory Cards Interfaces 64 MBytes
Interfacing card for managing 68 pins PCMCIA memory cards, it is directly driven from any ABACO® I/O standard connector; High level languages GDOS supported.

KDL xxx - KDF xxx
Keyboard Display interface - LCD or Fluorescent
Interface with Fluorescent or LCD display, LEDs backlit, 20x2 or 20x4 characters; up to 24 keys matrix keyboard connector. It is directly driven by 16 TTL I/O lines; High level languages supported.

QTP 24 - QTP 24P
Quick Terminal Panel 24 keys with Parallel interface
Intelligent user panel equipped with Fluorescent or LCD display, LEDs backlit, 20x2 or 20x4 characters; RS 232, RS 422, RS 485 or current loop serial line; serial E2 for set up and message. Possibility of re-naming keys, LEDs and panel name by inserting label with new name into the proper slot; 24 Keys and 16 LEDs with blinking attribute and buzzer manageable by software; built in power supply; RTC option, reader of magnetic badge and relay. The QTP 24P is low cost no intelligent (passive) version. It is directly driven from 16 TTL I/O lines; high level languages supported.

QTP 16 - QTP 16P
Quick Terminal Panel 16 keys with Parallel interface
Intelligent user panel equipped with Fluorescent or LCD display, LEDs backlit, 20x2 or 20x4 characters; RS 232, RS 422, RS 485 or current loop serial line; serial E2 for set up and messages; buzzer manageable by software; 4 readable auxiliary opto in lines; power supply 5 Vdc. The QTP 16P is low cost no intelligent (passive) version. It is directly driven from 16 TTL I/O lines.

QTP G26
Quick Terminal Panel - LCD Graphic, 26 keys
Intelligent user panel equipped with graphic LCD display 240x128 pixel, CFC backlit; optocoupled RS 232 line and additional RS 232, RS 422, RS 485 or current loop serial line. Indipendent optional CAN line controller; serial E2 for set up; RTC and RAM Lithium backed; primary graphic objects; possibility of re-naming keys, LEDs and panel name by inserting label with new name into the proper slot; 26 Keys and 16 LEDs with blinking attribute and buzzer manageable by software; built in power supply; reader of magnetic badge, smart-card and relay option.
FIGURE 25: GPC®F2 AVAILABLE CONNECTIONS DIAGRAM

ANY MOTHERBOARD TYPE WITH ABACO® BUS

16 DIGITAL TTL INPUT/OUTPUT
  to direct XBI-01, OBI-01, RBO-08 etc....
  OPTO
  RELAY  TRANSISTOR  COUPLED

6 Counters or 6 Timers

8 DIGITAL TTL INPUT or OUTPUT

FBC 116

FPC®F2 Interconnections Blocks Diagram

16 DIGITAL TTL INPUT/OUTPUT

PC like or Macintosh

P L C

QTP 24 etc.

Serial Line RS 232

POWER SUPPLY +5Vdc ONLY

ANY CPU TYPE

GPC® 552
GPC®15R etc............
ABB 05
ABACO® Block BUS 5 slots
5 slots ABACO® mother board with power supply. Double power supply built in; 5Vdc 2.5A section for powering the on board logic; second section at 24Vdc 400mA galvanically coupled, for the optocoupled input lines. Auxiliary connector for ABACO® I/O BUS. Connection for DIN Ω rails.

MB8 01
Mother Boards 8 slots ABACO® BUS
8 slots ABACO® mother board; 5 TE pitch connectors; standard connectors for power supply and service; local reset button; 3 LEDs for power supply; direct connection on rack.

IPC 52
Intelligent Peripheral Controller, 24 analogic input
This intelligent peripheral card acquires 24 independent analogic input lines: 8 PT 100 or PT 1000 sensors, 8 J,K,S,T thermocouples, 8 analog input ±2Vdc or 4÷20mA; 16 bits + sign A/D section; 0.1 °C resolution; 32K RAM for local data logging; buzzer; 16 TTL I/O lines; 5 or 8 conversion per second; facility of networking up to 127 IPC 52 cards using serial line. BUS interfacing or through RS 232, RS 422, RS 485 or current loop line. Only 5Vdc power supply.

UAR 24
Universal Analog Regulator, 2 D/A, 4 Relays
This intelligent peripheral card for temperature PID controls, acquires 2 PT 100 sensors and 2 J,K,S,T thermocouples; 16 bits + sign A/D section; 0.1 °C resolution; 32K RAM for local data logging; 4 conversion per second; buzzer; 4 3A relays; 2 12 bits D/A lines, 0÷10Vdc; facility of networking up to 127 UAR 24 cards using serial line. BUS interfacing or through RS 232, RS 422, RS 485 or current loop line. Only 5Vdc power supply.

LAD 12
Low cost Analog to Digital converter, 12 bits
16 channels A/D converter lines; dual slope conversion; 12 bits + sign resolution; 12.5 conversion/second; range ±2.048 V or 0÷20, ±2÷20mA; automatic mode functionality; 2 status LEDs; 2 TTL input lines; 8 bits BUS; normal addressing; optional front panel.

LDA 01
Low cost Digital to Analog converter 12 bits
Two 12 bits D/A converter; multi range 0÷5, 0÷10, ±2.5, ±5 and ±10 V output signals; span and offset calibration; 8 digital transistor output in open collector, diplayed and optocoupled; 8 bits BUS; normal addressing; single power supply.

CL/O R16
16 Coupled Input Output with relays
16 optocoupled inputs with low frequency filter; standard rate +24 Vdc input voltage; 16 microrelays 1 A output lines; 24 Vac noise suppressor, type MOV; I/O displayed through LEDs.

EMI 01
Encoder Motor Interface
Interface card for GPC® F2 for low cost axis control solutions; 3 optocoupled acquisition lines for bidirectional incremental encoders; direction identifier; phases multiplier; 2 D/A sections based on PWM signals; standard connectors.
BIBLIOGRAPHY

In this chapter there is a complete list of technical books, where the user can find all the necessary documentations on the components mounted on GPC® F2.

Data book TEXAS INSTRUMENTS: The TTL Data Book - SN54/74 Families
Data book TEXAS INSTRUMENTS: Linear Circuit Data Book - Volume 1 and 3
Data book TEXAS INSTRUMENTS: Mos Memory Data Book

Data book NEC: Microprocessor and Peripherals - Volume 3
Data book NEC: Memory Products

Data book MAXIM: New Releases Data Book - Volume 4

Data book PHILIPS: 80C51 - Based 8 Bit Microcontrollers


Data book NATIONAL SEMICONDUCTOR: Linear Data Book - Volume 1

Data book INTEL: 8 Bit Embedded Microcontrollers

Documentation OKI ELECTRIC: Microprocessor real time clock calendar

For further information and upgrades please refer to specific internet web pages of the manufacturing companies.
APPENDIX A: CARD ASSEMBLY

The GPC® F2 can be ordered in two different modes: completely mounted, tested and ready to use or in assembly kit. In this final condition the user can directly use the information of this chapter.

COMPONENTS LIST

In the following paragraphs there are the components lists divided according with the card sections. Please remember that only the base component are really necessary, while all the others are options and they can be mounted only if required by the user.

BASE COMPONENTS

Soldered:
- BZ1 - Passive piezo electric buzzer.
- CN3 - 16 pins, 90°, low profile connector.
- C1, C2, C15, C16, C19,C27, C37 - 22 µF 6,3V tantalum capacitor.
- C3, C4, C5, C6, C7, C8, C9, C10, C13,C14,C20,C21,C22,C28 - 100 KpF multi layered capacitor.
- C11, C12 - 22 pF NP0 ceramic capacitor.
- C17, C18 - 22 µF 16V tantalum capacitor.
- D1, D3 - 1N4148 diode.
- IC1, IC2, IC4, IC5 - 20 pins, d.i.l., low profile socket.
- IC3, IC11, IC18 - 16 pins, d.i.l., low profile socket.
- IC6 - 40 pins, d.i.l., low profile socket.
- IC7, IC8, IC9, IC10 - 28 pins, d.i.l., low profile socket.
- IC12, IC13, IC14 - 14 pins, d.i.l., low profile socket.
- J1, J8 - 2 pins, 2.54 mm pitch, male strip.
- J2, J3, J4, J5, J6 - 3 pins, 2.54 mm pitch, male strip.
- K1 - DIN 41612, 64 pins, 90°, male, case C, type A+C connector (fixed with 2 screw).
- LD1 - 3 mm yellow LED.
- RR1, RR2, RR3, RR4, RR5 - 10 KΩ, 10 pins (9 commoned) resistor network.
- R10 - 10 KΩ, 1/4 W resistor.
- R7 - 47 KΩ, 1/4 W resistor.
- R12 - 270 Ω, 1/4 W resistor.
- XTL1 - 11.0592 MHz, HC49 crystal.

On socket:
- IC1, IC5 - 74 LS 245.
- IC4 - 74 HCT 245.
- IC2 - 74 LS 373.
- IC3 - N82S123 burned model “BS” or “BU”.
- IC18 - N82S123 burned model “18”.
- IC6 - CPU 8052 AH BASIC, 80C32, 80C320 etc.
- IC7 - RAM D4364 (8K), EPROM 27c64 (8K) or 27c256 (32K).
- IC8 - RAM D4364 (8K) or D43256 (32K).
- IC9, IC10 - EPROM 27c64 (8K) or 27c128 (16K).
- IC11 - MAX202.
- IC12 - 74 HCT 08.
IC13 - 74 HCT 14.
IC14 - 7407.
Jxx - 8 two pins female jumpers for male strip.

PT 82C54 COMPONENTS

*Soldered:*
- CN1 - 20 pins, 90°, low profile connector.
- C29, C30 - 100 KpF multi layered capacitor.
- C39 - 22 µF 6.3V tantalum capacitor.
- IC19, IC20 - 24 pins, d.i.l., low profile socket.
- R8, R11 - 10 KΩ, 1/4 W resistor.
- RR7, RR8 - 10 KΩ, 10 pins (9 commoned) resistor network.

*On socket:*
- IC19, IC20 - PT 82c54.

**Figure A-1:** COMPONENTS MAP FOR PT 82C54 SECTION
PPI 82C55 COMPONENTS

Soldered:
CN2 - 20 pins, 90°, low profile connector.
C36 - 100 KpF multi layered capacitor.
C38 - 22 μF 6.3V tantalum capacitor.
DIP 1 - 16 pins, d.i.l., low profile socket.
IC17 - 40 pins, d.i.l., low profile socket.
RR6 - 10 KΩ, 10 pins (9 commoned) resistor network.

On socket:
IC17 - PPI 82c55.
DIP1 - 8 SPST dip switch.

FIGURE A-2: COMPONENTS MAP FOR PPI 82C55 SECTION
RTC COMPONENTS

Soldered:
CV1, C31 - 22 pF NP0 ceramic capacitor.
C32 - 4.7 pF NP0 ceramic capacitor.
C33, C34 - 22 µF 6.3V tantalum capacitor.
C35 - 100 KpF multi layered capacitor.
BT1 - 3V or 3.6V lithium battery, type TADIRAN TL586 or SAFT LM 2032 90°
D4, D5, D6 - 1N4148 diode.
IC16 - 18 pins, d.i.l., low profile socket.
J9 - 2 pins, 2.54 mm pitch, male strip.
R9 - 47 KΩ, 1/4 W resistor.
XT1 - 32.384 KHz, cylindrical crystal (fixed with wire).

On socket:
IC16 - OKI M6242B.

FIGURE A-3: COMPONENTS MAP FOR RTC SECTION
EPROM BURNING COMPONENTS

Soldered:
C23 - 22 µF 6,3V tantalum capacitor.
C24 - 22 µF 25V radial wire electrolytic capacitor.
C25, C26 - 100 KpF multi layered capacitor.
D2 - 1N4148 diode.
IC15 - LM7806, TO220 case, voltage regulator.
J7 - 3 pins, 2.54 mm pitch, male strip.
LD2 - 3 mm red LED.
LD3 - 3 mm green LED.
Q1 - 2N2907 transistor.
R1, R2, R3 - 10 KΩ, 1/4 W resistor.
R4 - 1 KΩ, 1/4 W resistor.
R5 - 820 Ω, 1/4 W resistor.
R6 - 330 Ω, 1/4 W resistor.

Figure A-4: Components map for EPROM BURNING section
FIGURE A-5: ELECTRIC DIAGRAM 1 OF 4
FIGURE A-6: ELECTRIC DIAGRAM 2 OF 4
FIGURE A-7: ELECTRIC DIAGRAM 3 OF 4
Figure A-8: Electric diagram 4 of 4

Title: GPC® F2
Date: 12-01-1999 Rel. 1.0
Page: 4 of 4
APPENDIX B: ALPHABETICAL INDEX

A

ABACO® BUS 3, 14, 20, 25, 34, 35, A-6
Addresses 29
Assembly A-1
Auxiliary serial line 6, 12, 35

B

Back up 6, 8, 22
Backed RAM 24
Battery 19
Bibliography 43
Block diagram 5
BUS 7, 15
Buzzer 4, 12, 19, 29, 35, A-7

C

Clock 4, 7
Components
  base A-1
  EPROM burning A-5
  PPI 82C55 A-3
  PT 82C54 A-2
  Real time clock A-4
Components list A-1
Components map 8
Configuration 4, 25
Connections diagram 41
Connectors 7, 19
  CN1 16
  CN2 10
  CN3 12
  DIP 1 9
  K1 14
Consumption 8
Control logic 4, 29, A-6, A-8
Counter 3, 4, 12, 16, 38
CPU 3, 7, 38, A-7
Crystal 4
Current 8

D

Default configuration 21
Devices 4, 7, 29, 34, A-9
Dip switch 9, 19, 25, 36, A-9
E
EEPROM 6, 24, 29
Electric diagram A-6
EPROM 6, 24, 29, A-8
EPROM burning 12, 24, 29, A-5
Expansion 3, 39
External cards 39

F
Features 2
electric 8
general 7
physical 7

H
Humidity 7

I
I/O addresses 34
I/O direction 36
I/O interfaces 18
I/O lines 3, 9, 10, 12, 18, 36
I/O operations 35
Idle mode 3
Installation 9
Interrupts 3, 20, 22

J
Jumpers 21, 23
2 pins 22
3 pins 22

K
Kit A-1

L
LEDs 19, 20, 24, 29, 35

M
Maps 29
Memory 2, 6, 7, 18, 19, 22, 24, A-8
BS-1 map 32
BS-2 map 33
BU-1 map 30
BU-2 map 31
Memory maps 29

O
On board input 25
Operator panel 18
Options 24

P
PCMCIA 18
Photo 27
Port A 10, 36
Port B 9, 36
Port C 10, 36
Power on 25
Power supply 8, 20
PPI 82C55 4, 9, 10, 11, 34, 36, A-3, A-9
Primary serial line 6, 12
Printer 18
PT 82C54 4, 16, 17, 34, 38, A-2, A-9
PWM 12, 35

R
RAM 3, 6, 24, 29, A-8
Real time clock 4, 34, 37, A-4, A-9
Registers 34
Reparation 1
Reset 22, 25
Reset contact 6, 25
ROM 3
RS 232 6, 12, 13, 18, 35

S
Serial line 3, 6, 12, 35, 38, A-7
Size 7
Software 2, 26, 35

T
Temperature 7
Timer 3, 4, 12, 16, 38
TTL 18

V
Version 1
W

Warranty  1
Watch dog  3, 38
Weight  7