GPC® 323
General Purpose Controller
80C32, 80C320

TECHNICAL MANUAL
TECHNICAL MANUAL

Intelligent Abaco® BLOCK module, 100x50 mm size; Optional plastic mount for connection to DIN 46277-1 and DIN 46277-3 Ω rails; 14+29 MHz 80C32 or 80C320 CPU; 96 KBytes maximum addressable memory; Sockets for 32K EPROM, 32K RAM, 32K EEPROM, RAM or EPROM; Back up circuitry for 32 KBytes RAM and optional RTC with 256 Bytes RAM through internal and external lithium battery; Optional serial EEPROM 512 to 2048 Bytes size; Eleven channels 12 Bits A/D Converter, +2,5V or 0+20 mA full range, 10 µs conversion time; 24 TTL I/O signals; One Dip Switch with 5 pins software readable; Three 16 bits Timer-Counter with Capture and Compare registers; Watchdog; Two RS 232 serial lines, one of which settable in RS 422-485 or Current Loop; 26 pins Abaco® I/O BUS expansion connector; Two 20 pins I/O Abaco® standard connectors; One 20 pins Abaco® standard A/D connector; IDLE MODE or POWER DOWN MODE; Optional on-board power supply or external +5Vdc power supply; On board protection against voltage peaks by TransZorb™; 4 status LEDs; 1 active buzzer.
IMPORTANT

Although all the information contained herein have been carefully verified, grifo® assumes no responsibility for errors that might appear in this document, or for damage to things or persons resulting from technical errors, omission and improper use of this manual and of the related software and hardware.

grifo® reserves the right to change the contents and form of this document, as well as the features and specification of its products at any time, without prior notice, to obtain always the best product.

For specific informations on the components mounted on the card, please refer to the Data Book of the builder or second sources.

SYMBOLS DESCRIPTION

In the manual could appear the following symbols:

⚠️ Attention: Generic danger

⚡️ Attention: High voltage

Trade Marks

, GPC®, grifo®: are trade marks of grifo®. Other Product and Company names listed, are trade marks of their respective companies.
GENERAL INDEX

INTRODUCTION ................................................................................................................... ..... 1

CARD VERSION ................................................................................................................... ...... 1

GENERAL FEATURES............................................................................................................... 2
  CPU ............................................................................................................................................. 3
  CLOCK ......................................................................................................................................... 3
  POWER SUPPLY ....................................................................................................................... 4
  SERIAL COMMUNICATION ............................................................................................... 4
  MEMORY DEVICES .............................................................................................................. ...... 6
  ON BOARD PERIPHERAL DEVICES ................................................................................ 8
  ABACO® I/O BUS .................................................................................................................... 9
  CONTROL LOGIC ............................................................................................................. .... 9
  RESET KEY ......................................................................................................................... ........... 9

TECHNICAL FEATURES ........................................................................................................ 10
  GENERAL FEATURES ........................................................................................................ 10
  PHYSICAL FEATURES ....................................................................................................... 10
  ELECTRIC FEATURES ...................................................................................................... 11

INSTALLATION ................................................................................................................... ..... 12
  CONNECTIONS ................................................................................................................ 12
    CN 4 - POWER SUPPLY CONNECTOR ............................................................................... 12
    CN1 - ABACO® I/O BUS CONNECTOR ............................................................................. 13
    CN7 - PPI 82C55 PORT A AND C I/O CONNECTOR ..................................................... 14
    CN8 - PPI 82C55 PORT B I/O CONNECTOR ................................................................. 16
    CN6 - A/D CONVERTER INPUT CONNECTOR ................................................................ 18
    CN3A - SERIAL LINE A CONNECTOR ............................................................................ 20
    CN3B - SERIAL LINE B CONNECTOR ............................................................................ 26
    CN2 - EXTERNAL BACK UP BATTERY CONNECTOR ................................................. 27
  OPERATOR INTERFACES ................................................................................................ 27
    VISUAL FEEDBACK ........................................................................................................... 28
    I/O CONNECTION ............................................................................................................ 28
    RESET KEY ....................................................................................................................... 28
    TEST POINT ....................................................................................................................... 29
  DIP SWITCH .............................................................................................................................. 29
  POWER SUPPLY VOLTAGES ............................................................................................ 29
  INTERRUPTS MANAGEMENT .......................................................................................... 30
  TYPE OF ANALOG INPUT SELECTION ........................................................................ 30
  TRIMMERS AND CALIBRATION .................................................................................... 31
  JUMPERs ................................................................................................................................... 32
    2 PINS JUMPERs ............................................................................................................... 34
    3 PINS JUMPERs ............................................................................................................... 36
    6 PINS JUMPERs ............................................................................................................... 37
FIGURE INDEX

FIGURE 1: BLOCK DIAGRAM ............................................................................................................. 5
FIGURE 2: COMPONENTS MAP .......................................................................................................... 7
FIGURE 3: CN4 - POWER SUPPLY CONNECTOR ............................................................................. 12
FIGURE 4: CN1 - ABACO® I/O BUS CONNECTOR ........................................................................ 13
FIGURE 5: CN7 - PPI 82C55 PORT A AND C I/O CONNECTOR .................................................. 14
FIGURE 6: I/O SIGNALS CONNECTION DIAGRAM ........................................................................ 15
FIGURE 7: CN8 - PPI 82C55 PORT B I/O CONNECTOR ............................................................... 16
FIGURE 8: LEDS, CONNECTORS, DIP SWITCH, ETC. LOCATION .................................................. 17
FIGURE 9: CN6 - A/D CONVERTER INPUT CONNECTOR ............................................................ 18
FIGURE 10: A/D CONVERTER INPUT BLOCK DIAGRAM .............................................................. 19
FIGURE 11: CN3A - SERIAL LINE A CONNECTOR ......................................................................... 20
FIGURE 12: SERIAL COMMUNICATION DIAGRAM ....................................................................... 21
FIGURE 13: RS 232 PIN-OUT AND CONNECTION EXAMPLE ..................................................... 22
FIGURE 14: RS 422 PIN-OUT AND CONNECTION EXAMPLE ..................................................... 22
FIGURE 15: RS 485 PIN-OUT AND CONNECTION EXAMPLE ..................................................... 22
FIGURE 16: RS 485 NETWORK CONNECTION EXAMPLE ........................................................... 23
FIGURE 17: CURRENT LOOP PIN-OUT AND 4 WIRES CONNECTION EXAMPLE ....................... 24
FIGURE 18: CURRENT LOOP PIN-OUT AND 2 WIRES CONNECTION EXAMPLE ....................... 24
FIGURE 19: CARD PHOTO ............................................................................................................ 25
FIGURE 20: CN3B - SERIAL LINE B CONNECTOR ........................................................................ 26
FIGURE 21: CN2 - EXTERNAL BACK UP BATTERY CONNECTOR .................................................. 27
FIGURE 22: VISUAL FEEDBACK TABLE ......................................................................................... 28
FIGURE 23: JUMPERS SUMMARIZING TABLE ................................................................................ 32
FIGURE 24: COMPONENT SIDE JUMPERS LOCATION ................................................................. 33
FIGURE 25: 2 PINS JUMPERS TABLE ............................................................................................ 34
FIGURE 26: SOLDER SIDE JUMPERS LOCATION ......................................................................... 35
FIGURE 27: 3 PINS JUMPERS TABLE ............................................................................................ 36
FIGURE 28: 6 PINS JUMPERS TABLE ............................................................................................ 37
FIGURE 29: MEMORY SELECTION TABLE .................................................................................... 39
FIGURE 30: I/O ADDRESSES TABLE ............................................................................................. 42
FIGURE 31: MEMORY CONFIGURATION 1 (ASM) ........................................................................ 43
FIGURE 32: MEMORY CONFIGURATION 3 (ASM) ...................................................................... 44
FIGURE 33: MEMORY CONFIGURATION 4 (BASIC) .................................................................. 45
FIGURE 34: POSSIBLE CONNECTIONS DIAGRAM .................................................................... 55
FIGURE A1: MEMORY JUMPERS LOCATION .............................................................................. A-1
FIGURE A2: SERIAL COMMUNICATION JUMPERS LOCATION .................................................... A-2
FIGURE A3: SERIAL COMMUNICATION DRIVERS LOCATION ...................................................... A-3
INTRODUCTION

The use of these devices has turned - IN EXCLUSIVE WAY - to specialized personnel.

The purpose of this handbook is to give the necessary information to the cognizant and sure use of the products. They are the result of a continual and systematic elaboration of data and technical tests saved and validated from the manufacturer, related to the inside modes of certainty and quality of the information.

The reported data are destined- IN EXCLUSIVE WAY- to specialized users, that can interact with the devices in safety conditions for the persons, for the machine and for the enviroment, impersonating an elementary diagnostic of breakdowns and of malfunction conditions by performing simple functional verify operations, in the height respect of the actual safety and health norms.

The informations for the installation, the assemblage, the dismantlement, the handling, the adjustment, the reparation and the contingent accessories, devices etc. installation are destined - and then executable - always and in exclusive way from specialized warned and educated personnel, or directly from the TECHNICAL AUTHORIZED ASSISTANCE, in the height respect of the manufacturer recommendations and the actual safety and health norms.

The devices can't be used outside a box. The user must always insert the cards in a container that respect the actual safety normative. The protection of this container is not threshold to the only atmospheric agents, but specially to mechanic, electric, magnetic, etc. ones.

To be on good terms with the products, is necessary guarantee legibility and conservation of the manual, also for future references. In case of deterioration or more easily for technical updates, consult the AUTHORIZED TECHNICAL ASSISTANCE directly.

To prevent problems during card utilization, it is a good practice to read carefully all the informations of this manual. After this reading, the user can use the general index and the alphabetical index, respectily at the begining and at the end of the manual, to find information in a faster and more easy way.

CARD VERSION

The present handbook is reported to the GPC® 323 card release 110197 and later. The validity of the bring informations is subordinate to the number of the card release. The user must always verify the correct correspondence among the two denotations. On the card the release number is present in more points both board printed diagram (serigraph) and printed circuit (for example on the bottom right corner on the component side).
GENERAL FEATURES

GPC® 323 is a powerful, low cost, controller module capable of operating in stand alone mode or as an intelligent peripheral, and/or remoted, in a wider telecontrol or acquisition network. The GPC® 323 board is secured in a plastic mount for connection to Omega rails DIN 46277-1 and DIN 46277-3, thereby dispensing with the need of rack and allowing a cheaper mounting direct to the electrical control panel. The most interesting feature of this board is the wide choice of microcontrollers it can mount. The board can be delivered with an 80C32 or the faster 80C320, the board general features remain the same but the performance vary remarkably according to the microcontroller installed. It is also possible to supply the board in many different ways, to solve any installation problem without no need to use expansive external power supplies. GPC® 323 board is provided with a set of Abaco® standard connectors, allowing the User to connect it to any of the BLOCK I/O module or to third parts or User made interfaces to the field.

The Abaco® I/O BUS connector allows to drive directly the ZBR 324 and ZBT 324 cards and through ABB 03, ABB 05 and so on, it is possible to run all peripheral cards available on Abaco® BUS.

Many software development tools, both in Assembler and in high level languages, are available to allow the User to employ the GPC® 323 board as a development system of its own applications. Noteworthy among these tools are the several C Compilers, the FORTH and the comfortable BASIC 323.

- Intelligent Abaco® BLOCK module, 4 serie, 100x50 mm size
- Optional plastic mount for connection to DIN 46277-1 and DIN 46277-3 Ω rails
- 14+20 MHz 80C32 or 80C320 CPU, up to 96 KBytes maximum addressable memory
- Sockets for 32K EPROM, 32K RAM, 32K EEPROM, RAM or EPROM
- Back up circuitry for 32 KBytes RAM through internal lithium battery
- Optional RTC with 256 Bytes RAM backed through internal and external lithium battery
- Optional serial EEPROM 512 to 2048 Bytes size, maximum size is 1024 bytes if RTC is installed
- Eleven channels 12 Bits A/D Converter, +2,5V or 0+20 mA full range, 10μs conversion time
- 24 TTL I/O signals
- 4 status LEDs, 2 of which software programmable, and active BUZZER
- One Dip Switch with 5 pins software readable
- Three 16 bits Timer-Counter with Capture and Compare registers
- Watchdog
- Two RS 232 serial lines, one of which settable in RS 422, RS 485 or Current Loop
- 26 pins Abaco® I/O BUS expansion connector
- Two 20 pins I/O Abaco® standard connectors
- IDLE MODE or POWER DOWN MODE power saving features
- Optional on-board power supply or external +5Vdc power supply
- On board protection aganist voltage peaks by TransZorb™
- Wide availability of software development tools as Monitor, Debugger, Assembler, GET 51 and Interpreted BASIC, BASIC Compiler, FORTH, C Compiler, HTC-51, HTC-51XA, PLM 51, PASCAL Compiler, etc.

Here follows a description of the board's functional blocks, with an indication of the operations performed by each one. To easily locate these blocks and verify their connections please refer to figure 1.
CPU

GPC® 323 board is designed to employ four different types of microcontroller: 80C32 manufactured by INTEL and other several manufacturers, 80C320 manufactured by DALLAS. These 8 and 16 bits CPU feature an extended instructions set, high speed of execution, efficient vectored interrupts management and wide range of peripherals inside the CPU.

All paragraphs of this manual report a description of the features common to all microcontrollers distinguishing where needed.

Here follow the lists of the CPU features that the User is enabled to employ, according to the type of microcontroller installed:

μP 80C32:
- 8 bits CPU
- 256 Bytes of internal RAM
- One 8 bits I/O port
- 64K + 64K directly addressable memory
- Three 16 bits Timer/Counters
- 6 interrupt sources with 2 priority levels
- 1 full duplex serial line

μP 80C320:
- 8 bits CPU
- 256 Bytes of internal RAM
- One 8 bits I/O port
- 64K + 64K directly addressable memory
- Three 16 bits Timer/Counters
- 13 interrupt sources with 3 priority levels
- 2 full duplex serial lines
- Power fail circuitry
- Watchdog timer
- Power down and idle mode management

For further informations about these components please refer to the manufacturer documentations.

CLOCK

On GPC® 323 board two different circuits provide the CPU clock frequency and the Real Time Clock frequency. This solution has been chosen because using a separate circuit to generate the CPU clock allows to change it without having to make any other modification to the rest of the board. The Real Time Clock frequency is unique, its value is 32768 Hz, the CPU clock frequency may be picked from the following values:

μP 80C32: 14.7456 MHz or 22.1184 MHz
μP 80C320: 22.1184 MHz or 29.4912 MHz

Please remark that the CPU working frequency determinates the baud rate for the serial communication line/s.
POWER SUPPLY

The GPC® 323 board can be optionally provided with the power supply section capable to generate the unique +5 Vdc voltage needed to supply the board. Should the supply section be absent, the +5 Vdc voltage is the only one needed to supply the board, otherwise two different types of supply sections are available: linear supply section, which requires an alternate input voltage in the range 6+12 Vac; switching supply section, which requires an alternate input voltage in the range 15+24 Vac (for further informations please refer to the paragraph “SUPPLY VOLTAGES”. The supply voltage can be supplied through proper standard connectors fast and easy to use. The power supply circuit is designed for reducing the consumption (the microprocessor power down and idle modes are available) and for increasing the electrical noise immunity.

The type of supply cannot be changed by the User so it must be specified in the order.

SERIAL COMMUNICATION

GPC® 323 board is always provided with an hardware serial communication line (called serial A) which is completely software settable for protocol and for speed. These settings are performed programming the ASP inside the microprocessor, so for further informations, please refer to the manufacturer documentation or to appendixes of this manual. The board also provides a second serial communication line (called serial B) made as follows:

µP 80C32: software serial port managed through two microprocessor I/O signals
µP 80C320: hardware serial port managed through microprocessor inside registers

The User can set by software also protocol and speed of serial B, in case of software serial line the software itself will have to perform all the settings (for further informations please refer to the software tools manuals or contact grifo®).

The serial line B is always buffered as RS 232, while for serial line A by hardware it is possible to select, through some on board jumpers, the electric communication protocol. In detail, it can be buffered as: RS 232, passive Current Loop or RS 422-485; in this last cases also full duplex or half duplex are programmable.
Figure 1: Block diagram
MEMORY DEVICES

On the card can be mounted 98K bytes plus 256 bytes of memory divided with a maximum of 32K EPROM, 32K RAM or EEPROM, 32K RAM or EEPROM or EPROM, 256 bytes serial RAM+RTC and 2K serial EEPROM. The GPC® 323 memory configuration must be chosen considering the application to realize or the specific requirements of the user. Normally the card is equipped with 32K bytes of RAM and all different configurations must be specified by the User, at the moment of the order.

With the on board back up circuit there is the possibility to keep 32K plus 256 bytes RAM, also when power supply is failed; in this way the card is always able to maintain parameters, logged data, system status and configuration, etc. without using expensive external UPS. The back up circuit is supplied by a on board lithium battery or an external battery to be connected to a specific connector. Should the amount of backed memory result insufficient, it is possible to add backed RAM modules and/or EEPROM.

The memory module to install in IC12 can also be provided with a Real Time Clock capable to manage through software time (hours, minutes, seconds) and date (day, month, year, day of week). The memory resources mapping is performed by a specific circuitry that allocates the memory devices inside the microprocessor addressing space; this control logic also provides to manage automatically the different memory mappings provided to suite the needs of the several software packages available for GPC® 323 board.

For further informations please refer to the chapter “HARDWARE DESCRIPTION” and “PERIPHERALS SOFTWARE DESCRIPTION”.

For further informations about memory configuration, sockets description and jumpers connection, please refer to paragraph "MEMORY SELECTION".
FIGURE 2: COMPONENTS MAP
ON BOARD PERIPHERAL DEVICES

GPC® 323 board has been designed to solve several problems of industrial automation control, so it has been provided with peripheral devices that perform an interface to the external world.

In detail:

- **A/D converter**: this peripheral can acquire 11 channels with a maximum resolution of 12 bits. By software it is possible to decide which channels to employ, to start and to stop the acquisition, etc., through a synchronous communication to the device. By means to simplify the management of this device some software packages provide utility procedures that are capable to manage all its parts. The connectable analog signals are variable voltage signals in the range 0÷2.49V (optional 0÷5V to specify in the order) or current signals in the range 0÷20 mA. This device is optional and must be explicitly requested in the order.

- **Watchdog**: astable section not microprocessor inside with about 1.5 s of intervent time. The retrigger is completely software performed through the access to opportune registers located in the microprocessor addressing space and gives to the board an extremely high degree of safety. The intervent time can be changed on request of the User by intervening on specific RC networks (in case of need please contact grifo®). Should the board use microprocessors provided with a watch dog section inside the User could take advantage of two separated circuitry providing different characteristics, so the safety degree of the board would increase.

- **Board configuration**: to make the board and the applications program developed for it easier to configure an 8 pins dip switch has been installed. This dip switch has a triple configuration purpose: to select memory configuration, to select the RUN/DEBUG modality and to configure the management software. The possibility to read by software the status of some switches allows the User the chance to manage several working conditions through an unique program without no need to employ more input signals (characteristic applications are: language selection, program parameter determination, working modalities selection, etc.). On GPC® 323 board two activity LEDs have been installed, these LEDs are software managed and the User may employ them to provide visual feedback about the system status.

- **Real Time Clock**: the backed RAM module to install on IC12 can be provided with a complete Real Time Clock module capable to manage hour, minutes, seconds, day of month, month, year and day of week as a stand alone device. This component is optional and installed only if explicitly requested in the order.

- **Serial EEPROM**: the serial EEPROM module to install on IC10 is essential to the User who needs to keep informations in memory also when power supply fails without using the backed RAM module, obtaining this way an extremely high degree of safety for data integrity. Size of this module can vary in the range 521÷2048 bytes, it is optional and must be explicitly specified in the order.

- **Buzzer**: GPC® 323 board features a capacitive buzzer capable to produce a constant sound, driven by a circuitry that can be software enabled and/or disabled through the control logic, that can be used to generate acoustic alerts, sound feedback, etc.
- **PPI 82C55**: this peripheral can manage three 8 bits parallel ports performing 24 TTL level I/O signals whose directionality is byte-level software settable. These I/O signals provide the GPC® 323 board more employ possibilities (for example the management of non intelligent peripherals, interfaces, etc.) also in applications where the communication handshake must be completely software managed. PPI 82C55 can be completely programmed through four registers located in the CPU addressing space.

For further informations about the above described peripherals devices, please refer to the manufacturer documentation or to appendix A of this manual.

**ABACO® I/O BUS**

One of the most important features of GPC® 323 board is its possibility to be interfaced to industrial ABACO® I/O BUS. Thanks to this standard connector, the card can be connected to some of the numerous grifo® boards, both intelligent and not. For example the user can directly use cards for analog signals acquisition, cards for analog signals generation (D/A), cards for digital I/O signals management, cards with timers and counters, cards for temperature controls, etc. also custom boards designed to satisfy specific needs of the end user.

Using ABB 03 or ABB 05 mother boards it is possible manage even all the BUS ABACO® single EURO cards. So GPC® 884 becomes the right component for each industrial automation system, in fact ABACO® I/O BUS makes the card easily expandable with the best price/performance ratio.

**CONTROL LOGIC**

Registers of all the peripherals installed on GPC® 323 board are mapped through a specific control logic circuit that maps them inside the microprocessor addressing space. For further informations please refer to the paragraph “I/O MAPPING”.

**RESET KEY**

GPC® 323 board features a comfortable reset key that, when pushed, restarts the board from a general reset condition. The main purpose of this key is to exit from infinite loop conditions, useful especially during the debug phase or to warrant a special starting status.
TECHNICAL FEATURES

GENERAL FEATURES

Board Resources: 24 TTL programmable Input/Output signals
(except µP resources)
1 RS 232 or RS 422-485 or Current Loop bidirectional line
1 RS 232 bidirectional line
1 Hardware Watchdog
11 A/D converter signals
1 Reset key
1 Real Time Clock
2 Software manageable LEDs
1 Eight pins Dip Switch (5 software readables)
1 Abaco® I/O BUS expansion connector

Addressable Memory:
IC 5: EPROM 32K x 8
IC 4: RAM/EEPROM from 8K x 8 to 32K x 8
IC 3: RAM/EEPROM/EPROM from 8K x 8 to 32K x 8
IC 10: Serial EEPROM from 512 byte to 2048 byte
IC 12: Serial RAM+RTC 256 byte

CPU: INTEL 80C32; DALLAS 80C320

Clock Frequency:
µP 80C32: 14.7456 MHz or 22.1184 MHz
µP 80C320: 22.1184 MHz or 29.4912 MHz

A/D Resolution: 12 bits

A/D Conversion Time: 10 µs

PHYSICAL FEATURES

Size: 100 x 149 mm

Weight: 170 g (complete configuration)

Connectors:
CN1: 26 pins, male, vertical, low profile connector
CN2: 2 pins, male, vertical, low profile connector
CN3A: 6 pins, Plug, female
CN3B: 6 pins, Plug, female
CN4: 2 pins screw terminal connector
CN6: 20 pins, male, vertical, low profile connector
CN7: 20 pins, male, vertical, low profile connector
CN8: 20 pins, male, vertical, low profile connector

Temperature Range: from 0 to 70 centigrad degrees
Relative Humidity: 20% op tp 90% (without condense)

Watchdog Intervent Time: 1.5 s

**ELECTRIC FEATURES**

Power Supply:
- 5 Vdc (without power supply section)
- 6 + 12 Vac (linear power supply section) *
- 15 + 24 Vac (switching power supply section)

Consumption on 5 Vdc:
- µP 80C32: 100÷300 mA
- µP 80C320: 200+400 mA

Current provided on +5 Vdc for external loads:
- µP 80C32: 300÷100 mA (switching) *
- 900÷700 mA (linear) *
- µP 80C320: 200÷0 mA (switching) *
- 800÷600 mA (linear) *

External Back up Battery: 3.6÷5 Vdc

Back up Current: 15 µA

Analog Inputs Voltage: 0÷2.49 Vcc or 0÷5 Vcc

Analog Inputs Current: 0÷20 mA

Analog Inputs Impedance: 1 KΩ

RS 422-485 Termination Net:
- Line termination resistance = 120 Ω
- Positive pull up resistance = 3.3 KΩ
- Negative pull down resistance = 3.3 KΩ

* Data here reported are referred to a 20 centigrad degreeeses environmental temperature (for further informations please refer to the paragraph “SUPPLY VOLTAGES”).
INSTALLATION

In this chapter there are the information for a right installation and correct use of the card. The user can find the location and functions of each connectors, trimmers, LEDs, jumpers and some explanatory diagrams.

CONNECTIONS

The GPC®323 module has 7 connectors that can be linkeded to other devices or directly to the field, according to system requirements. In this paragraph there are connectors pin outs, a short signals description (including the signals direction) and connectors location (see figure 8), plus some figures that describe how the interface signals are connected on the card.

CN 4 - POWER SUPPLY CONNECTOR

CN4 is a 2 pins screw terminal connector. The board supply voltage must be provided through this connector. When using the board without any power supply section, the +5 Vdc must be provided through pin 26 (+Vdc) and pin 25 (GND) of CN1.

![Figure 3: CN4 - Power Supply Connector](image)

Signals description:

**15÷24 Vac / 6÷12 Vac**

- **15÷24 Vac power supply signals (switching supply section)**
- **6÷12 Vac power supply signals (linear supply section)**
CN1 - **ABACO® I/O BUS CONNECTOR**

CN1 is a 26 pins, male, vertical, low profile connector. Through CN1 the card can be connected to external expansion modules developed by the user or to the numerous **grifo® boards**, both intelligent and not. All this connector's signals are at TTL level and follow the **ABACO® I/O BUS** standard.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0-A7</td>
<td>Address BUS.</td>
</tr>
<tr>
<td>D0-D7</td>
<td>Data BUS.</td>
</tr>
<tr>
<td>/INT</td>
<td>Interrupt request (open collector)</td>
</tr>
<tr>
<td>/NMI</td>
<td>Non maskable interrupt (open collector)</td>
</tr>
<tr>
<td>/IORQ</td>
<td>Input output request.</td>
</tr>
<tr>
<td>/RD</td>
<td>Read cycle status.</td>
</tr>
<tr>
<td>/WR</td>
<td>Write cycle status.</td>
</tr>
<tr>
<td>/RESET</td>
<td>Reset.</td>
</tr>
<tr>
<td>+5 Vdc</td>
<td>+5 Vdc power supply.</td>
</tr>
<tr>
<td>GND</td>
<td>Ground signal.</td>
</tr>
<tr>
<td>N.C.</td>
<td>Not connected</td>
</tr>
</tbody>
</table>

**Figure 4: CN1 - ABACO® I/O BUS connector**
CN7 - PPI 82C55 PORT A AND C I/O CONNECTOR

CN7 is a 20 pins, male, vertical, low profile connector, 2.54 mm pitch. Through CN1 two of the three programmable peripheral PPI 82C55 8 bits parallel ports are connected to the external world. All this connector's signals are at TTL level and follow the ABACO® I/O BUS standard.

**FIGURE 5: CN7 - PPI 82C55 PORT A AND C I/O CONNECTOR**

Signals description:

| PA.n | = | I/O | - | PPI 82C55 port A n-th digital signal |
| PC.n | = | I/O | - | PPI 82C55 port C n-th digital signal |
| GND  | = | -   | - | Ground signal |
| +5 Vdc= | = | O   | - | +5 Vcc signal |
| N.C.  | = | -   | - | Not connected |

Remarkable is the possibility to connect directly through CN7 a set of interfaces designed to solve several typical problems of industrial automation. We especially would want to remark the simplicity of installation and software management of QTP 24P, KDL x24, KDF 224, etc., that are also supported by high level programming languages. For further information please refer to the paragraph “OPERATOR INTERFACES”.
Figure 6: I/O signals connection diagram
CN8 - PPI 82C55 PORT B I/O CONNECTOR

CN8 is a 20 pins, male, vertical, low profile connector, 2.54 mm pitch. Through CN8 one of the three programmable peripheral PPI 82C55 8 bits parallel ports are connected to external world. All this connector's signals are at TTL level and follow the ABACO® I/O BUS standard.

![Figure 7: CN8 - PPI 82C55 port B I/O connector](image)

Signals description:

<table>
<thead>
<tr>
<th>PB.n</th>
<th>=</th>
<th>I/O</th>
<th>-</th>
<th>PPI 82C55 port B n-th digital signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>GND</td>
<td>=</td>
<td>-</td>
<td></td>
<td>Ground signal</td>
</tr>
<tr>
<td>+5 Vdc</td>
<td>=</td>
<td>O</td>
<td>-</td>
<td>+5 Vcc signal</td>
</tr>
<tr>
<td>N.C.</td>
<td>=</td>
<td>-</td>
<td></td>
<td>Not connected</td>
</tr>
</tbody>
</table>
FIGURE 8: LEDs, connectors, DIP switch, etc. location
CN6 - A/D CONVERTER INPUT CONNECTOR

CN6 is a 20 pins, male, vertical, low profile connector, 2.54 mm pitch. Through CN6 the 11 A/D converter section input signals interface to the external world. This connector accepts voltage analog signals (0÷2.49 Vcc) or current analog signals (0÷20 mA) and follow the A/D ABACO® standard.

**Figure 9: CN6 - A/D CONVERTER INPUT CONNECTOR**

Signals description:

- **ADCn** = I - A/D converter n-th channel analog input
- **GND** = - Digital ground signal
- **AGND** = - Analog ground signal
- **+5 Vdc** = O - +5 Vcc signal
**FIGURE 10: A/D CONVERTER INPUT BLOCK DIAGRAM**
CN3A - SERIAL LINE A CONNECTOR

CN3A is a 6 pins, female PLUG connector for serial communication. Placing of the signal has been designed to reduce interference and electrical noise and to simplify connections with other systems, while the electric protocol follows the CCITT normative.

**FIGURE 11: CN3A - SERIAL LINE A CONNECTOR**

Legenda:

- **RX- RS 422-485** = I - Receive Data Negative: negative signal for RS 422-485 serial differential receive
- **RX+ RS 422-485** = I - Receive Data Positive: positive signal for RS 422-485 serial differential receive
- **TX- RS 422** = O - Transmit Data Negative: negative signal for RS 422-485 serial differential transmit
- **TX+ RS 422** = O - Transmit Data Positive: positive signal for RS 422-485 serial differential transmit
- **RxDA RS 232 / RX+ RS 422-485 / RX+ C.L.**
- **TxDA RS 232 / TX+ RS 422 / TX- C.L.**
- **RX- RS 422-485 / RX- C.L.**
- **TX- RS 422 / TX+ C.L.**
- **RxDA RS 232 / RX+ RS 422-485 / RX+ C.L.**
- **TxDA RS 232 / TX+ RS 422 / TX- C.L.**
- **432 156**
- **TxDA RS 232 / TX+ RS 422 / TX- C.L.**

- **GND** = Ground signal
- **+5 Vdc / GND**
- **+5 Vdc/GND**
Figure 12: Serial communication diagram
**Figure 13:** RS 232 Pin-Out and Connection Example

**Figure 14:** RS 422 Pin-Out and Connection Example

**Figure 15:** RS 485 Pin-Out and Connection Example
Figure 16: RS 485 network connection example
**Figure 17:** Current Loop Pin-Out and 4 Wires Connection Example

**Figure 18:** Current Loop Pin-Out and 2 Wires Connection Example
**Figure 19: Card photo**
CN3B - SERIAL LINE B CONNECTOR

CN3B is a 6 pins, female PLUG connector for serial communication. Placing of the signal has been designed to reduce interference and electrical noise and to simplify connections with other systems, while the electric protocol follows the CCITT normative.

![Diagram of CN3B Connector](image)

**Figure 20: CN3B - Serial Line B Connector**

Signals description:

<table>
<thead>
<tr>
<th>Signal</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RxDB RS 232</td>
<td>I - Receive Data: RS 232 Receive Data signal</td>
</tr>
<tr>
<td>TxDB RS 232</td>
<td>O - Transmit Data: RS 232 Transmit Data signal</td>
</tr>
<tr>
<td>+5 Vdc/GND</td>
<td>I - +5 Vcc or ground signal</td>
</tr>
<tr>
<td>GND</td>
<td>I - Ground signal</td>
</tr>
<tr>
<td>N.C.</td>
<td>- Not connected</td>
</tr>
</tbody>
</table>
CN2 - EXTERNAL BACK UP BATTERY CONNECTOR

CN2 is a 2 pins, male, vertical, low profile connector, 2.54 mm pitch. Through CN2 the external back up battery that keeps on board RAM data integer and feeds the optional Real Time Clock also when power supply fails must be connected (for further informations please refer to the paragraph “BACK UP”).

![Figure 21: CN2 - External Back Up Battery Connector](image)

Signals description:

- \( +V_{bat} \) - Positive terminal of external back up battery
- \( GND \) - Negative terminal of external back up battery

OPERATOR INTERFACES

Through CN7 (I/O Abaco® standard connector) GPC® 323 board can be connected to several grifo® cards featuring the same pin out. Especially remarkable is the possibility to connect directly modules as QTP 24P, KDL x24, KDF 224, etc. that may solve any operator interfacement problems. These modules are provided with the resources (alphanumeric display, matrix keycoard and LEDs) essential to manage an high level human-to-machine interfacement at a small distance to GPC® 323. To install one of these interfaces the User needs just a 20 pins flat cable, which transports both the signals and the interface power supply, while the software management can be easily performed through the procedures provided by any software packages suitable to GPC® 323. These procedures for most of the software packages are “software drivers” added to the programming language, that allow to use directly the “console management instructions” provided by the language itself. For further informations please refer to the chapter “EXTERNAL CARDS” and to the documentation of the software development tool being used.
VISUAL FEEDBACK

GPC® 323 board is provided with four LEDs to signal status conditions, as described in the following table:

<table>
<thead>
<tr>
<th>LED</th>
<th>COLOUR</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD1</td>
<td>Red</td>
<td>It signals the presence of +5 Vcc power supply.</td>
</tr>
<tr>
<td>LD2</td>
<td>Red</td>
<td>It signals the external watchdog circuitry activity.</td>
</tr>
<tr>
<td>LD3</td>
<td>Green</td>
<td>Software managed timed activity LED (spot).</td>
</tr>
<tr>
<td>LD4</td>
<td>Green</td>
<td>Software managed activity LED.</td>
</tr>
</tbody>
</table>

**FIGURE 22: VISUAL FEEDBACK TABLE**

The main purpose of these LEDs is to give a visual indication of the board status, making easier the operations of system working verify. To easily locate these LEDs on the board, please refer to figure 8.

I/O CONNECTION

To prevent possible connecting problems between GPC® 323 and the external systems, the user has to read carefully the information of the previous paragraphs and he must follow these instructions:

- For RS 232, RS 422, Current Loop or RS 485 communication signals the User must follow the standard rules of these protocols.

- For all TTL signals the user must follow the rules of this electric standard. The connected digital signal must be always referred to card digital ground (GND). For TTL signals, the 0 Vdc level corresponds to logic state "0", while 5Vdc level corresponds to logic state "1".

- The analog inputs (A/D section) must be connected to low impedance signals in the following ranges: 0÷2,490 V or 0÷5,000 V according to selected voltage reference (Vref). Remember that the four analog inputs available on CN5 are provided of filter capacitors that ensure an higher stability of the acquired signals, but reduce at the same time the bandwidth frequency. For further informations please refer to the paragraph “TYPE OF ANALOG INPUT SELECTION”.

RESET KEY

P1 reset key of the GPC® 323 board allows the user to reset the board and restarting it in a general clearing condition.
The main purpose of this key is to come out of infinite loop conditions, useful especially during debug and develop phases, or to ensure a particular initial status. Please see figure 8 for an easy localization of this contact.
TEST POINT

The board is provided with a test point called TP1, that allows to read, through a galvanically isolated multimeter, the reference voltage which is calibrated in laboratory and whose value is Vref=2.4900 V. TP1 is made of two contacts:

- pin 1 -> Vref
- pin 2 -> GND

To easily locate the test point contacts please refer to figure 8, while for further informations about Vref signal please refer to the paragraph “TRIMMER AND CALIBRATION”.

DIP SWITCH

GPC® 323 board is provided with one 8 pins dip switch (DSW1), typically used for system configuration, five of its pins a software readable by the User (DIP 1+4, 8), two pins are used for memory configuration selection (DIP 5, 6), one pin is not used (DIP 7). The most frequent applications are: working condition selection or on board firmware parameters setting. The combination present on dip switch is in complemented logic (0 -> dip On and 1 -> dip OFF) and can be read performing a read operation at the address decided by the on board control logic for the dip switch. For further informations please refer to the paragraphs “I/O MAPPING” and “MEMORY MAPPING”, while to easily locate the dip switch please refer to figure 8.

POWER SUPPLY VOLTAGES

GPC® 323 board is provided with an efficent circuitry that solves in an efficent and comfortable way the problem of power supply in any employ condition. Here follows the list of the possible configurations for power supply section:

- No power supply section:
The board must be supplied by a +5 Vdc voltage provided directly on the specific pins of CN1, CN3A or CN3B.
- Linear power supply section:
The board must be supplied by a 6÷12 Vac alternate voltage, or the corresponding continuous voltage, that must be provided to pins 1 and 2 of CN4. This is the high efficience linear supply section. It is also available a normal efficience linear supply section, which requires 8÷12 Vac, or the corresponding continuous voltage, as input supply.
- Switching power supply section:
The board must be supplied by a 15÷24 Vac alternate voltage, or the corresponding continuous voltage, that must be provided to pin 1 and 2 of CN4.

Regardless the type of supply section chosen, the GPC® 323 board is always provided with an efficent protection circuitry that protects the board against voltage peaks or noise. Please remark that the desired supply section must be explicitally specified in the order; in fact the choice implies a different hardware configuration that must be performed by the grifo® technical pesonnel.
INTERRUPTS MANAGEMENT

One of the most important GPC® 323 features is the powerful interrupts management. Here is a short description of how the board's hardware interrupt signals can be managed; a more complete description of the hardware interrupts can be found in the microprocessor data sheets or in appendixes of this manual.

/INT ABACO® I/O BUS  -> generates an interrupt on CPU pin 14 (/INT0)
/NMI ABACO® I/O BUS  -> generates an interrupt on CPU pin 2 (T2)

This connection allows to generate an interrupt when the /NMI CPU signals is actived, through an opportune programming of microprocessor inside timer 2 and is remarkable the possibility to use this feature with ZBT xxx and ZBR xxx board. In fact optocoupled input signals of these two boards can generate interrupts or simply be counted.

There are also microprocessor inside resources that can generate interrupts.

TYPE OF ANALOG INPUT SELECTION

GPC® 323 board can accept analog voltage and/or current inputs, as described in the previous paragraphs and chapters. The input type selection can be made only for 8 out of 11 input analog channels during the order phase and is performed mounting a specific voltage-current conversion module made by precision resistors. In detail:

- R37 -> channel 0
- R36 -> channel 1
- R35 -> channel 2
- R34 -> channel 3
- R33 -> channel 4
- R32 -> channel 5
- R31 -> channel 6
- R30 -> channel 7

Should the voltage-current conversion module not to be mounted (default case) the corresponding channel accepts a voltage input signal in the range 0÷2.49 V; otherwise a current input signal is accepted.

The value of the above mentioned resistors is obtained by the following spread:

\[ R = \frac{2.49 \text{ V}}{I_{\text{max}}} \]

Usually the voltage-current conversion modules are made using 124 Ω precision resistors, corresponding to 4÷20 mA or 0÷20 mA.

To easily locate the voltage-current conversion module please refer to figure 8.
TRIMMERS AND CALIBRATION

On GPC® 323 is available a trimmer, named RV1, that calibrates the Vref voltage of the A/D converter section. The GPC® 323 is subjected to a careful test that verifies and calibrates all the card sections. To easily locate the trimmer, please refer to figure 8. The calibration is executed in laboratory, with a controlled +20 °C room temperature, following these steps:

- The A/D voltage reference (Vref) is calibrated through RV1 trimmer, by using a 5 digits precision multimeter, to a value of +2,4900 Vdc or +5,0000 Vdc.

- The correspondence between the analog input signal and the combination read from A/D is verified. This check is performed with a reference signal connected to A/D inputs and testing that the A/D combination and the theoretical combination differ at maximum of the A/D section errors sum.

- The trimmer is blocked with paint.

The analog interfaces use high precision components that are selected during mounting phase to avoid complicate and long calibration procedures. After the calibration, the on board trimmer is blocked with paint to maintain calibration also in presence of mechanic stresses (vibrations, movements, delivery, etc.).

The user must not modify the card calibration, but if thermic drifts, time drifts and so on, make necessary a new calibration, the user must strictly follow the previous described procedure.
JUMPERS

On GPC® 323 there are 17 jumpers for card configuration, 8 of them are solder jumpers. Thanks to these jumpers, the user can define for example the memory type and size, the peripheral devices functionality and so on. Below there is the jumpers list, location and function.

<table>
<thead>
<tr>
<th>JUMPER</th>
<th>N. PINS</th>
<th>USE</th>
</tr>
</thead>
<tbody>
<tr>
<td>J1</td>
<td>2</td>
<td>Connects to +5 Vcc CN1 pin 26.</td>
</tr>
<tr>
<td>J2</td>
<td>3</td>
<td>Selects memory device type for IC 3.</td>
</tr>
<tr>
<td>J3</td>
<td>3</td>
<td>Selects memory device type and size for IC 3.</td>
</tr>
<tr>
<td>J4</td>
<td>3</td>
<td>Selects memory device type and size for IC 3.</td>
</tr>
<tr>
<td>J5</td>
<td>3</td>
<td>Selects memory device size for IC 4.</td>
</tr>
<tr>
<td>J6</td>
<td>2</td>
<td>Configures back up circuitry for RAM and RTC.</td>
</tr>
<tr>
<td>J7</td>
<td>6</td>
<td>Selects direction and activation modality for RS 422-485 serial line.</td>
</tr>
<tr>
<td>J8</td>
<td>2</td>
<td>Connects watchdog external circuitry.</td>
</tr>
<tr>
<td>J18</td>
<td>3</td>
<td>Selects the connection type for CPU pin 14 (/INT0).</td>
</tr>
<tr>
<td>JS1, JS2</td>
<td>2</td>
<td>Connect the termination and forcing circuitry for RS 422-485 serial communication line.</td>
</tr>
<tr>
<td>JS3</td>
<td>3</td>
<td>Selects the connection type for CN3A pin 1.</td>
</tr>
<tr>
<td>JS4</td>
<td>3</td>
<td>Selects the connection type for CN3B pin 1.</td>
</tr>
<tr>
<td>JS5</td>
<td>2</td>
<td>Selects internal or external ROM code area.</td>
</tr>
<tr>
<td>JS7, JS8</td>
<td>2</td>
<td>Connect RS 232 driver of serial A to CN3A.</td>
</tr>
<tr>
<td>JS9</td>
<td>3</td>
<td>Selects the communication type for serial A reception line.</td>
</tr>
</tbody>
</table>

**FIGURE 23: JUMPERS SUMMARIZING TABLE**

The following tables describe all the right connections of GPC® 323 jumpers with their relative functions. To recognize these valid connections, please refer to the board printed diagram (serigraph) or to figure 2 of this manual, where the pins numeration is listed; for recognizing jumpers location, please refer to figures 24 and 26. The "*" used in the following tables, denotes the default connection, or on the other hand the connection set up at the end of testing phase, that is the configuration the user receives.
FIGURE 24: COMPONENT SIDE JUMPERS LOCATION
## 2 PINS JUMPERS

<table>
<thead>
<tr>
<th>JUMPER</th>
<th>CONNECTION</th>
<th>USE</th>
<th>DEF.</th>
</tr>
</thead>
<tbody>
<tr>
<td>J1</td>
<td>not connctd</td>
<td>Does not connect CN1 pin 26 to +5 Vcc.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>connected</td>
<td>Connects CN1 pin 26 to +5 Vcc.</td>
<td>*</td>
</tr>
<tr>
<td>J6</td>
<td>not connctd</td>
<td>IC 4 RAM backed only by an eventual external battery.</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td></td>
<td>IC12 RAM +RTC backed only by on board battery BT1.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>connected</td>
<td>IC 4 RAM backed by an eventual external battery and the eventual on board battery BT1.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>IC12 RAM +RTC backed by on board battery BT1 and an eventual external battery.</td>
<td></td>
</tr>
<tr>
<td>J8</td>
<td>not connctd</td>
<td>Does not connect external watchdog circuitry to reset circuitry.</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>connected</td>
<td>Connects external watchdog circuitry to reset circuitry.</td>
<td></td>
</tr>
<tr>
<td>JS1, JS2</td>
<td>not connctd</td>
<td>Do not connect the termination and forcing circuitry RS 422-485 serial A.</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>connected</td>
<td>Connect the termination and forcing circuitry RS 422-485 serial A.</td>
<td></td>
</tr>
<tr>
<td>JS5</td>
<td>not connctd</td>
<td>Enables microprocessor inside ROM code.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>connected</td>
<td>Enables external ROM = on board EPROM</td>
<td>*</td>
</tr>
<tr>
<td>JS7, JS8</td>
<td>not connctd</td>
<td>Do not connect RS 232 driver of serial A to CN3A.</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>connected</td>
<td>Connect RS 232 driver of serial A to CN3A.</td>
<td></td>
</tr>
</tbody>
</table>

**Figure 25: 2 pins jumpers table**

The "*" used in the following tables, denotes the default connection, or on the other hand the connection set up at the end of testing phase, that is the configuration the user receives.
FIGURE 26: SOLDER SIDE JUMPERS LOCATION
### 3 PINS JUMPERS

<table>
<thead>
<tr>
<th>JUMPER</th>
<th>CONNECTION</th>
<th>USE</th>
<th>DEF.</th>
</tr>
</thead>
<tbody>
<tr>
<td>J2</td>
<td>position 1-2</td>
<td>Sets IC3 to accept EPROM.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>position 2-3</td>
<td>Sets IC3 to accept RAM/EEPROM.*</td>
<td></td>
</tr>
<tr>
<td>J3</td>
<td>position 1-2</td>
<td>Sets IC3 to accept EPROM.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>position 2-3</td>
<td>Sets IC3 to accept 32K RAM/EEPROM.*</td>
<td></td>
</tr>
<tr>
<td></td>
<td>not connected</td>
<td>Sets IC3 to accept 8K RAM/EEPROM.</td>
<td></td>
</tr>
<tr>
<td>J4</td>
<td>position 1-2</td>
<td>Sets IC3 to accept 32K RAM/EEPROM/EPROM.*</td>
<td></td>
</tr>
<tr>
<td></td>
<td>position 2-3</td>
<td>Sets IC3 to accept 8K RAM/EEPROM.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>not connected</td>
<td>Sets IC3 to accept 8K EPROM.</td>
<td></td>
</tr>
<tr>
<td>J5</td>
<td>position 1-2</td>
<td>Sets IC4 to accept 32K RAM/EEPROM.*</td>
<td></td>
</tr>
<tr>
<td></td>
<td>position 2-3</td>
<td>Sets IC4 to accept 8K RAM/EEPROM.</td>
<td></td>
</tr>
<tr>
<td>J18</td>
<td>position 1-2</td>
<td>Connects CPU pin 14 (/INT0) to CN1 pin 23 (/INT).</td>
<td></td>
</tr>
<tr>
<td></td>
<td>position 2-3</td>
<td>Connects CPU pin 14 (/INT0) to IC25 pin 12 (serial B reception signal).</td>
<td></td>
</tr>
<tr>
<td>JS3</td>
<td>position 1-2</td>
<td>Connects CN3A pin 1 to GND.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>posizione 2-3</td>
<td>Connects CN3A pin 1 to +5 Vdc.</td>
<td></td>
</tr>
<tr>
<td>JS4</td>
<td>position 1-2</td>
<td>Connects CN3B pin 1 to GND.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>position 2-3</td>
<td>Connects CN3B pin 1 to +5 Vdc.</td>
<td></td>
</tr>
<tr>
<td>JS9</td>
<td>position 1-2</td>
<td>Connects serial A reception signal to RS 232 driver.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>position 2-3</td>
<td>Connects serial A reception signal to Current Loop or RS 422-485 driver.</td>
<td></td>
</tr>
</tbody>
</table>

**Figure 27: 3 Pins Jumper Table**

The "*" used in the following tables, denotes the default connection, or on the other hand the connection set up at the end of testing phase, that is the configuration the user receives.
6 PINS JUMPERS

<table>
<thead>
<tr>
<th>JUMPER</th>
<th>CONNECTION</th>
<th>USE</th>
<th>DEF.</th>
</tr>
</thead>
<tbody>
<tr>
<td>J7</td>
<td>position 1-2 and 3-4</td>
<td>Selects RS 485 serial communication (2 wires half duplex)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>position 2-3 and 4-5</td>
<td>Selects RS 422-485 serial communication (4 wires full duplex or half duplex)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>position 1-6</td>
<td>Connects the i RTC interrupt signal to CPU pin 15 (P3.3 - /INT1).</td>
<td>*</td>
</tr>
</tbody>
</table>

**Figure 28: 6 pins jumpers table**

The "*" used in the following tables, denotes the default connection, or on the other hand the connection set up at the end of testing phase, that is the configuration the user receives.

**NOTE**

Here follow some indications about how to configure properly the board.

**BACK UP**

Please remark that lithium battery BT1 is optional and is provided only with IC12 RAM+RTC:

- If the User needs to back up IC14 RAM then he/she must connect an external battery to CN2. Through jumper J6 it is also possible to back up the optional IC12 RAM+RTC module, saving the on board battery BT1.
- If the board is provided with on board battery BT1, through jumper J6 the Use can also back up IC4 RAM, but only for short time periods, like, for example, to perform the replacement of the external battery.

No other combination has been considered therefore no other combination can be used. To choose the external battery please follow the indications at the paragraph “ELECTRIC FEATURES”.

**SERIAL COMMUNICATION TYPE SELECTION**

The serial line A is available on connector CN3A and can be buffered in RS 232, RS 422, RS 485 or Current Loop electric standard. By hardware can be selected which one of these electric standard is used, through jumpers connection. By software the serial line can be programmed to operate with the desired physical communication protocol acting on the CPU internal registers. In the following paragraphs there are all the informations on serial communication configurations; please note that jumpers which are not mentioned below do not affect the serial communication whatever their configuration is.
- **RS 232 SERIAL LINE**
  MAX 232 serial driver must be installed on IC25, while on IC26, IC27, IC28, IC29 no driver must be installed. Jumper JS9 must be connected in position 1-2, jumpers JS7 and JS8 must be connected.

- **CURRENT LOOP SERIAL LINE**
  HCPL 4100 must be installed in IC26, HCPL4200 must be installed on IC28, while on IC17 and IC29 no driver must be installed. Jumper JS9 must be connected in position 2-3, jumpers JS7 and JS8 must be not connected.

- **RS 485 SERIAL LINE**
  SN75176 serial driver must be installed on IC27, while no driver must be installed on IC26 and IC28. Jumper J7 must be connected in position 1-2 and 3-4, jumper JS9 must be connected in position 2-3, jumpers JS7 and JS8 must be not connected. CN3A pins 4 and 5 are the signals employed to receive and transmit according to the status of DIR signal (0=level low=reception, 1=level high=transmission), which is software manageable.
  This kind of serial communication can be used for multi-point connections, in addition it is possible to listen to own transmission, so the user is allowed to verify the success of transmission. In fact, any conflict on the line can be recognized by testing the received character after each transmission.

- **RS 422 SERIAL LINE**
  SN75176 serial drivers must be installed on IC27 and IC29 while no driver must be installed on IC26 and IC28. Jumper J7 must be connected in position 2-3 and 4-5, jumper JS9 must be connected in position 2-3, jumpers JS7 and JS8 must be not connected.
  DIR signal can be kept always high (active transmitter) for point-to-point connections, while for multi-point connections the transmitter must be activated only before the transmission (DIR =1=high=transmitter activated).

If using the RS 422-485 serial line, it is possible to connect the terminating and forcing circuit on the line by using JS1 and JS2. This circuit must be always connected in case of point-to-point connections, while in case of multi-point connections it must be connected only in the farthest boards, that is on the edges of the communication line.

To easily locate jumpers and serial drivers please refer to appendix A.

**GPC® 323** board is provided with a second serial line (B) that can be buffered only as RS 232. Serial line B is software managed through two microcontroller I/O signals, so communication parameters can be set programming the management firmware (for further informations please refer to the software tool manual). Please remark that RxB reception signal can be connected to CPU /INTO signal connecting jumper J18 in position 2-3 allowing to manage the reception via interrupt.
MEMORY SELECTION

On **GPC® 323** can be mounted 98K and 256 bytes of memory divided in several configurations, as described in the following table:

<table>
<thead>
<tr>
<th>IC</th>
<th>DEVICE</th>
<th>SIZE</th>
<th>JUMPERS CONNECTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>RAM/EEPROM</td>
<td>8K Bytes</td>
<td>J2 in 2-3; J3 not connected; J4 in 2-3</td>
</tr>
<tr>
<td></td>
<td>RAM/EEPROM</td>
<td>32K Bytes</td>
<td>J2 in 2-3; J3 in 2-3; J4 in 1-2</td>
</tr>
<tr>
<td></td>
<td>EPROM</td>
<td>8K Bytes</td>
<td>J2 in 1-2; J3 in 1-2; J4 not connected</td>
</tr>
<tr>
<td></td>
<td>EPROM</td>
<td>32K Bytes</td>
<td>J2 in 1-2; J3 in 1-2; J4 in 1-2</td>
</tr>
<tr>
<td>4</td>
<td>RAM/EEPROM</td>
<td>8K Bytes</td>
<td>J5 in 2-3</td>
</tr>
<tr>
<td></td>
<td>RAM/EEPROM</td>
<td>32K Bytes</td>
<td>J5 in 1-2</td>
</tr>
<tr>
<td>5</td>
<td>EPROM</td>
<td>32K Bytes</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>EEPROM</td>
<td>512÷2048 Bytes</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>RAM+RTC</td>
<td>256 Bytes</td>
<td></td>
</tr>
</tbody>
</table>

**Figure 29: Memory selection table**

The sockets described above follow the JEDEC standard, so the mounted memory devices must have JEDEC pin outs; exceptions are the serial EEPROM on IC10 and the serial RAM+RTC on IC12 devices that must be specified at the moment of the order and can be mounted only by grifo® technician. For further information about the memory devices please refer to the manufacturer documentation. We would want to remark that in case the IC12 component is mounted, the maximum size of IC10 is 1024 bytes.

RAM modules on IC12 and IC13 can be backed on request.
A wide selection of software development tools can be obtained, allowing use of the module as a system for its own development, both in assembler and in other high level languages; in this way the User can easily develop all the requested application programs in a very short time. Generally all software packages available for the mounted microprocessor, or for the 51 family, can be used. For example:

**MDP**: monitor debugger program able to load and debug each HEX Intel files for 51 microprocessor family. It is provided of the standard commands available on in circuit emulator and requires only an external P.C. connected through a serial line.

**FORTH**: complete software development tools to program the card with FORTH high level language. It needs a P.C. for User interface and it is really interesting for its fast execution and small size, of the generated code.

**BASIC 323**: complete development tools for BASIC (interpreted BASIC language for industrial application). It needs a P.C. for console and program saving operations, while the debug, test and program operations are performed on the card. Special instructions which manage the on board peripheral devices have been added.

**BXC51**: cross compiler for source files written in MCS BASIC 552. It allows a considerable speed increment of the starting MCS BASIC program and it is completely executed on external P.C.

**OS552**: powerful macro cross assembler composed by communication program, editor, macro assembler, symbolic linker and a source remote debugger.

**MICRO/ASM-51**: macro cross assembler available for MS-DOS operating system in absolute and relocatable version. In this relocatable version is supplied with a linker and a library manager.

**MICRO/C-51**: integer cross compiler for source files in standard ANSI C. It produces a source assembly file compatible with MICRO/ASM 51 or with Intel macro relocatable assembler MCS 51.

**MICRO/SLD-51**: source level debugger and simulator. It is executed on P.C. without any additional hardware and it allows loading of HEX and SYMBOLIC files, breakpoint setting, instruction execution in trace mode, registers and memory dump, etc.

**HI-TECH C**: cross compiler for C source program. It is a powerful software tool that includes editor, C compiler, assembler, optimizer, linker, library, and remote symbolic debugger, in one easy to use integrated development environment.

**XPAS51**: cross compiler for PASCAL source program, executable on P.C. with MS-DOS operating system.

**RSD 323**: Powerful structure including a Remote Symbolic Debugger and a cross assembler. It needs a P.C. for console and program saving operations, while the debug, test and program operations are performed on the card. The user interface is developed and capable to show all the microprocessor status informations.
HARDWARE

INTRODUCTION

In this chapter are reported all information about card use, related to hardware features of GPC® 323. For example the registers addresses, the memory allocation and peripheral devices software management are described below.

ADDRESSES

The card devices addresses are managed from a control logic, realized with programmable logic. This control logic allocates memory and peripheral devices with very low power consumption, in two separate manners. The acceptable microprocessors address 64K bytes of code memory and 64K bytes of data memory and the control logic provides on board memory and peripheral devices allocation.

Inside these addresses space, Control logic sets size, type and addresses of memory device through jumpers J2, J3, J4 and J5 plus two dips of DSW1, while it sets I/O addresses always in its reserved memory area to avoid conflicts. Summarizing the control logic allocates:

- Up to 32K bytes of EPROM on IC 1
- Up to 32K bytes of RAM, EEPROM on IC 4
- Up to 32K bytes of RAM, EEPROM, EPROM on IC 3
- PPI 82C55
- Abaco® I/O BUS
- DSW1 dip switch
- Watchdog circuitry
- Buzzer
- Activity LED

The addresses of all these devices are described in the following two paragraphs and can't be set with different value.

Other devices such EEPROM on IC10 and RAM+RTC on IC12, A/D conversion section and DIR signal are always managed by the control logic but don't occupy room in the addressing space because they use a synchronous serial communication based on the CPU I/O lines.
I/O ADDRESSES

I/O addresses are located in the last 128 bytes of the 64K bytes microprocessor area code, to avoid conflict problems. Next table shows addresses, meanings and direction of peripheral device registers (only the external ones to microprocessor):

<table>
<thead>
<tr>
<th>DEVICE</th>
<th>REG.</th>
<th>ADDRESS</th>
<th>R/W</th>
<th>MEANING</th>
</tr>
</thead>
<tbody>
<tr>
<td>Abaco® I/O BUS</td>
<td>I/OBUS</td>
<td>FF80H÷FFF7H</td>
<td>R/W</td>
<td>ABACO® I/O BUS addresses</td>
</tr>
<tr>
<td>Spot LED</td>
<td>SPOT</td>
<td>FFF8H</td>
<td>W</td>
<td>LD3 spot LED register</td>
</tr>
<tr>
<td>Activity LED and buzzer</td>
<td>LD4BZ</td>
<td>FFF9H</td>
<td>W</td>
<td>LD4 Activity LED and buzzer register</td>
</tr>
<tr>
<td>Watchdog</td>
<td>WDOG</td>
<td>FFF8H</td>
<td>R</td>
<td>Watchdog retrigger register</td>
</tr>
<tr>
<td>Dip switch</td>
<td>DSW1</td>
<td>FFF9H</td>
<td>R</td>
<td>DSW1 (dip 1, 2, 3, 4, 8) data register</td>
</tr>
<tr>
<td>PPI 82C55</td>
<td>PDA</td>
<td>FFFCH</td>
<td>R/W</td>
<td>Port A data register</td>
</tr>
<tr>
<td></td>
<td>PDB</td>
<td>FFFDH</td>
<td>R/W</td>
<td>Port B data register</td>
</tr>
<tr>
<td></td>
<td>PDC</td>
<td>FFFEH</td>
<td>R/W</td>
<td>Port C data register</td>
</tr>
<tr>
<td></td>
<td>CNT</td>
<td>FFFFH</td>
<td>R/W</td>
<td>Control register</td>
</tr>
</tbody>
</table>

**Figure 30: I/O addresses table**

For further information about register meanings, please refer to next paragraph called "PERIPHERAL DEVICES SOFTWARE DESCRIPTION".

MEMORY ADDRESSES

On the GPC® 323 three different memory configurations can be selected. The configuration must be selected both according to used software tools and User requests and/or application features. Here follows a schematization of memory disposition and the indication about how to configure dip 5 and dip 6 of DSW1 to perform this selection.

Memory type and size selection is performed through a set of comfortable jumpers as described in figure 28.
MEMORY CONFIGURATION 1

**Figure 31: Memory Configuration 1 (ASM)**

DSW1 dip 5 and 6 configuration: dip 5 ON; dip 6 ON
Used by software packages like: HI TECH C; DDS C; etc.
MEMORY CONFIGURATION 3

**Figure 32: Memory Configuration 3 (ASM)**

DSW1 dip 5 and 6 configuration: dip 5 ON; dip 6 OFF
Used by software packages like: HI TECH C; DDS C; etc.
MEMORY CONFIGURATION 4

**FIGURE 33: MEMORY CONFIGURATION 4 (BASIC)**

DSW1 dip 5 and 6 configuration: dip 5 OFF; dip 6 OFF
Used by software packages like: BASIC 323; BXC51; HI TECH C; DDS C; etc.
PERIPHERAL DEVICES SOFTWARE DESCRIPTION

In the previous paragraphs are described the external registers addresses, while in this one is described a specific description of registers meaning and function (please refer to the I/O addressing table). Should the informations here reported be insufficient please refer to the manufacturer technical manual. This paragraph doesn't describe the microprocessor inside sections, for further informations about these sections please refer to appendix A of this manual.

DIP SWITCH

The on board DSW1 dip switch state can be obtained by software, through a simple "read operation" at the DSW1 register address. The correspondence between register bits and dip switch is as follows:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Correspondence</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>DSW1.8 (RUN/DEBUG under BASIC 323)</td>
</tr>
<tr>
<td>D3</td>
<td>DSW1.4</td>
</tr>
<tr>
<td>D2</td>
<td>DSW1.3</td>
</tr>
<tr>
<td>D1</td>
<td>DSW1.2</td>
</tr>
<tr>
<td>D0</td>
<td>DSW1.1</td>
</tr>
</tbody>
</table>

Reading DSW1 register by software, the User obtains a negated 8 bits combination, in fact "ON" position corresponds to 0 logic state and "OFF" position corresponds to 1 logic state.

ACTIVITY LED

Activity LED LD4 is enabled by performing a "write operation" with bit D7=1 at the address of register LD4BZ; vice versa LED is disabled by performing the same operation with bit D7=0. The remaining 7 bits of register LD4BZ must be defined according to previous setting, for avoiding modifications on other devices.

LD4BZ register is reset (all bits to 0) after Reset or power on, maintaining disabled the activity LED.

EXTERNAL WATCHDOG

To retrigger the external watchdog circuitry installed on GPC® 323 board, simply perform a read operation to the WDOG register. This register shares the same addressing space of the LED management registers, this fact creates no conflict because retriggering requires only a read operation and the read data is meaningless. To prevent the external watchdog circuitry from interventing, it must be regularly retriggered at time intervals shorter than the circuit intervent time. If this doesn't happen and jumper J8 connects the watchdog to the reset circuitry, the board is reset. The default intervent time is 1.5 s.
BUZZER

Buzzer is activated by performing a "write operation" with bit D0=1 at the address of register LD4BZ; vice versa buzzer is disabled by performing the same operation with bit D0=0. The remaining 7 bits of register LD4BZ must be defined according to previous setting, for avoiding modifications on other devices.
BUZ register is reset (all bits to 0) after Reset or power on, maintaining disabled the buzzer circuit.

SPOT LED

Spot LED LD3 is enabled by performing a "write operation" to the address of register SPOT. This operation enables the LED for an interval of about 300 msec then the LED turns off automatically. The value to write to the SPOT register is meaningless and so can be any value.
The main purpose of this LED is to indicate the working condition of application program without introducing programming difficulties or to signal efficiently the presence of an event that requires a prompt reaction.

PPI 82C55

This external peripheral device is managed through 4 registers: one status register (CNT) and three data registers (PDA, PDB, PDC). The data registers are available both for read operation (to obtain signal status) and for write operation (to set signal status) with the correspondence described in figure 23. The PPI 82C55 can work in three different modes:

MODE 0 = it provides two 8 bits bidirectional ports (A,B) and two 4 bits bidirectional ports (C LOW, C HIGH); output signals are latched and input signals are not latched; no handshake signals are provided.

MODE 1 = it provides two 12 bits ports (A+C LOW and B+C HIGH) where ports A and B are used as 8 I/O lines and port C are used as 4 handshake lines. Both inputs and outputs are latched.

MODE 2 = it provides a 13 bits port (A+C3 ÷ 7) where port A is used as 8 I/O lines and the 5 bits of port C are used as handshake, and a 11 bits port (B+C0 ÷ 2) where port B is used as 8 I/O lines and the 3 bits of port C are used as handshakes. Both inputs and outputs are latched.
The device is programmed writing an 8 bits word in the status register CNT, with the following bit meaning:

CNT = SF M1 M2 A CH M3 B CL
where
SF = mode Set Flag: if actived (1) the device is enabled for standard I/O operation
M1 M2 = mode selection:
  0 0 = mode 0
  0 1 = mode 1
  1 X = mode 2
A = port A direction: 1=input; 0=output
CH = port C HIGH direction: 1=input; 0=output
M3 = mode selection: 1=mode 1; 0=mode 0
B = port B direction: 1=input; 0=output
CL = port C LOW direction: 1=input; 0=output
After Reset or power on PPI 82C55 is programmed in mode 0 with all three ports in input; in this way any connection of PPI 82C55 signals can be used without conflict problems.

**RS 422-485 COMMUNICATION DIRECTION**

Bit D1 of DIR microprocessor signal (CPU pin 15, P3.3) sets the status of RS 485 communication direction or RS 422 communication enable as described in paragraph "SERIAL COMMUNICATION TYPE SELECTION".

The DIR signal has the following meaning:

- **RS485:**
  - DIR = 0 -> RS 485 serial line in reception
  - DIR = 1 -> RS 485 serial line in transmission

- **RS 422:**
  - DIR = 0 -> RS 422 transmitter disabled
  - DIR = 1 -> RS 422 transmitter enabled

During Reset or power DIR signal is locked to a low level (DIR = 0) so RS 485 driver is receiving or RS 422 driver is disabled to avoid communication conflicts.

**SERIAL EEPROM**

For software management of serial EEPROM module of IC 10, please refer to specific documentation or to demo programs supplied with the card. No other information is provided by this manual because the use of this component requires a deep knowledge of its management techniques, and, however, the User can take advantage of the high level routines provided with the programming tool. The first 30 bytes of serial EEPROM are reserved for software tools use, so they can’t be read or written by User program.

The electric connection is:

- DATA signal (SDA) --> CPU pin 16 (P3.4)
- CLOCK signal (SCL) --> CPU pin 9 (P1.7)

We also would remark that, due to our implementation of the management circuitry of EEPROM module, signals A2, A1, A0 of slave address are respectively set to 1, 0, 0.

**BACKED RAM + SERIAL RTC**

For software management of serial RAM+RTC module of IC 12, please refer to specific documentation or to demo programs supplied with the card. No other information is provided by this manual because the use of this component requires a deep knowledge of its management techniques, and, however, the User can take advantage of the high level routines provided with the programming tool. We would remark that the maximum size of EEPROM must be 1024 bytes if this RAM+RTC component is installed on IC12.

The electric connection is:

- DATA signal (SDA) --> CPU pin 27 (P3.3)
- CLOCK signal (SCL) --> CPU pin 29 (P3.5)

We also would remark that, due to our implementation of the management circuitry of RAM+RTC module, signal A0 of slave address is set to 0.
A/D CONVERTER

For software management of A/D converter channels, please refer to specific documentation. No other information is provided by this manual because the use of this component requires a deep knowledge of its management techniques, and, however, the User can take advantage of the high level routines provided with the programming tool.

The electric connection is:

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>DATA IN signal</td>
<td>16 (P3.4)</td>
</tr>
<tr>
<td>DATA OUT signal</td>
<td>17 (P3.5)</td>
</tr>
<tr>
<td>I/O CLOCK signal</td>
<td>3 (P1.1)</td>
</tr>
<tr>
<td>/CS signal</td>
<td>8 (P1.6)</td>
</tr>
</tbody>
</table>

SERIAL LINES

Please refer to proper technical documentation or to “APPENDIX B”.

TIMER COUNTER

Please refer to proper technical documentation or to “APPENDIX B”.

INTERNAL WATCH DOG

Please refer to proper technical documentation or to “APPENDIX B”.
GPC® 323 can be connected to a wide range of grifo® cards and to many system of other companies. Hereunder these cards are listed, for further information please call grifo®.

**QTP 24 - QTP 24P**
Quick Terminal Panel 24 keys with Parallel interface
Intelligent user panel equipped with Fluorescent or LCD display, LEDs backlit, 20x2 or 20x4 characters; RS 232, RS 422, RS 485 or current loop serial line; serial E2 for set up and message. Possibility of re-naming keys, LEDs and panel name by inserting label with new name into the proper slot; 24 Keys and 16 LEDs with blinking attribute and buzzer manageable by software; built in power supply; RTC option, reader of magnetic badge and relay. The QTP 24P is low cost no intelligent (passive) version. It is directly driven from 16 TTL I/O lines; high level languages supported.

**QTP G26**
Quick Terminal Panel - LCD Graphic, 26 keys
Intelligent user panel equipped with graphic LCD display 240x128 pixel, CFC backlit; optocoupled RS 232 line and additional RS 232, RS 422, RS 485 or current loop serial line. Independent optional CAN line controller; serial E2 for set up; RTC and RAM Lithium backed; primary graphic objects; possibility of re-naming keys, LEDs and panel name by inserting label with new name into the proper slot; 26 Keys and 16 LEDs with blinking attribute and buzzer manageable by software; built in power supply; reader of magnetic badge, smart-card and relay option.

**MCI 64**
Memory Cards Interfaces 64 MBytes
Interfacing card for managing 68 pins PCMCIA Memory cards, it is directly driven from any Abaco® I/O standard connector; High level languages GDOS supported.

**RBO 08** **TBO 08**
Relays or Transistor BLOCK Output
Interface for Abaco® standard I/O 20 pins connector; 8 displayed Relays 3 A with MOV or 8 optocoupled Transistors 3 A open collectors; screw terminal; Connection for DIN C Type and Ω rails.

**RBO 16**
Relays BLOCK Output
Interface for Abaco® standard I/O 20 pins connector; 16 displayed Relays 3 A with MOV; screw terminal; Connection for DIN C Type and Ω rails.

**XBI R4** **XBI T4**
miXed BLOCK Input-Output
Interface for Abaco® standard I/O 20 pins connector; 4 Relays 3 A with MOV or 4 optocoupled Transistors 3 A open collectors; 4 input lines optocoupled; I/O lines displayed; screw terminal; Connection for DIN C Type and Ω rails.
FBC xxx
Flat BLOCK Contact
This interconnection system “wires to board” allows the connection to many types of flat cable connectors to a terminal for external connections. Other interfacing for most popular connectors such as D, mini DIN, ACCESS.bus™, and so on, are available. Connection for DIN C Type and Ω rails.

IPC 51
Intelligent Peripheral Controller
This Intelligent peripheral card acquires 8 temperature sensors PT 100 type or thermo couple J, K, S, T type; BUS interfacing or through RS 232, RS 422-485 or Current Loop line; 16 Bits + sign A/D section; 5 or 8 conversion per second; 0,1 °C resolution.

UAR 24
Universal Analog Regulator
This Intelligent peripheral card acquires 2 temperature sensors PT 100 type or 2 thermo couple J, K, S, T type; 4 3 A relays output; 2 D/A outputs 12 bits 0÷10 Vdc each; BUS interfacing or through RS 232, RS 422-485 or Current Loop line; 16 Bits + sign A/D section

QTP 22
Quick Terminal Panel 22 keys
Intelligent user panel equipped with alphanumeric LCD or fluorescent display (40x1, 40x2 or 40x4 characters); RS 232, RS 422-485 or Current Loop serial lines; serial EEPROM for set-up and messages; Possibility of re-naming the 22 keys and name panel by inserting label with new name into the proper slot; 22 LEDs with blinking attribute and Buzzer manageable by software; built-in 24 Vac power supply; RTC option, reader of magnetic badge and relays.

QTP 24
Quick Terminal Panel 24 keys
Intelligent user panel equipped with Fluorescent 20x2 or LCD display, LEDs backlit, 20x2 or 20x4 characters; RS 232, RS 422-485 or Current Loop serial lines; serial EEPROM for set-up and messages; Possibility of re-naming keys, LEDs and panel name by inserting label with new name into the proper slot; 24 keys and 16 LEDs with blinking attribute and Buzzer manageable by software; built-in power supply; RTC option, reader of magnetic badge and relays.

QTP G26
Quick Terminal Panel LCD Graphic
Intelligent user panel equipped with graphic LCD display 240x120 pixels, LEDs backlit; 1RS 232 line, additional RS 232, RS 422-485 or Current Loop lines; serial EEPROM for set-up; 256K EPROM, FLASH and EEPROM; RTC and 128K RAM; primary graphic object; Possibility of re-naming keys, LEDs and panel name by inserting label with new name into the proper slot; 16 keys and 16 LEDs, Buzzer, built-in power supply.
OBI 01 - OBI 02
Opto BLOCK Input NPN-PNP
Interface between 16 NPN, PNP optocoupled and displayed input lines, screw terminal, and Abaco® standard I/O 20 pins connector; power supply section; connection for DIN C type and Ω rails.

OBI N8 - OBI P8
Opto BLOCK Input NPN-PNP
Interface between 8 NPN, PNP optocoupled and displayed input lines, screw terminal, and Abaco® standard I/O 20 pins connector; power supply section; connection for DIN C type and Ω rails.

TBO 01
Transistor BLOCK Output
Interface between Abaco® standard I/O 20 pins connector and 16 transistor output lines; 45 Vdc 3 A open collector; screw terminal; optocoupled and displayed signals; connection for DIN C type and Ω rails.

RBO 01
Relays BLOCK Output
Interface between Abaco® standard I/O 20 pins connector and 8 relay output lines; 5 or 10 A outputs; N.O. or N.C. contact; screw terminal; displayed signals; connection for DIN C type and Ω rails.

XBI 01
miXed BLOCK Input-Output
Interface for Abaco® standard I/O 20 pins connector; 8 transistor output lines 45 Vdc 3 A; 8 input lines; screw terminal; optocoupled and displayed signals; connection for DIN C type and Ω rails.

IBC 01
Interface Block Communication
Conversion card for serial communication, 2 RS 232 lines; 1 RS 422-485 line; 1 optical fibre line; selectable DTE/DCE interface; quick connection for DIN C type and Ω rails.

DEB 01
Didactis Experimental Board
Supporting card for 16 TTL I/O lines use. It includes: 16 keys, 16 LEDs, 4 digits, 16 keys matrix keyboard, Centronics printer interface, LCD display and fluorescent display interface, GPC® 68 I/O connector, field connection with screw terminal.

KDI LT - KDI L32 - KDI L33 - KDI FF - KDI F32 - KDI F33
Keyboard Display Interface 32 Key
Interface for AAbaco® standard I/O 20 pins connector; 32 keys matrix keyboard (short key for 32 types, long keys for 33 types and external keyboard for LT, FF types); 8 LEDs; buzzer; fluorescentor LCD alphanumeric display.

CBT 420
Current Block Transmitter 4÷20mA
Interface between 4 input lines 0÷5, 0÷10 Vdc and 4 current output channels 4÷20 mA; signals on screw terminal; 14 bit resolution; quick connection for DIN C type and Ω rails.
KDL 224 - KDL 424
Keyboard Display LCD
Interface for Abaco® standard I/O 20 pins connector; 24 keys matrix keyboard (compatible pin out with 3x4 and 4x4 telephone keyboards); LCD alphanumeric display with 20x2 or 20x4 characters.

KDF 224
Keyboard Display FUTABA
Interface for Abaco® standard I/O 20 pins connector; 24 keys matrix keyboard (compatible pin out with 3x4 and 4x4 telephone keyboards); fluorescent alphanumeric display with 20x2 or 20x4 characters.

IAC 01
Interface Adapter Centronics
Interface between Abaco® standard I/O 20 pins connector and D 25 pins connector with Centronics standard pin out.
BIBLIOGRAPHY

In this chapter there is a complete list of technical books, where the user can find all the necessary documentations on the components mounted on GPC® 323.

Data book MAXIM: New Releases Data Book - Volume 4
Data book HEWLETT PACKARD: Optoelectronic Designer's Catalog
Data book NEC: Memory Products
Data book NEC: Microprocessors and Peripherals - Volume 3

Data book TEXAS INSTRUMENTS: The TTL Data Book - SN54/74 Families
Data book TEXAS INSTRUMENTS: Linear Circuits Data Book - Volumi 1 e 3
Data book TEXAS INSTRUMENTS: RS-422 and RS-485 Interface Circuits
Data book TEXAS INSTRUMENTS: Data acquisition circuits Data Book
Data book XICOR: Data Book

Data book PHILIPS: 80C51 - Based 8-Bit Microcontrollers
Data book PHILIPS: IC12 - IC Bus

Data book NATIONAL SEMICONDUCTOR: Linear Databook - Volume 1

For further informations and upgrades please refer to specific internet web pages of the manufacturing companies.
**Figure 34: Possible Connections Diagram**

- **Optional Power Supply**
  - +5 or +12 Vdc
  - 6÷10 Vac
  - 8÷26 Vac (Switching)

- **1 RS 232 or RS 422, 485, Current Loop**

- **1 Software or Hardware Serial Line**
  - RS-232

- **DIRECT CONNECTION TO QTP 24P**

- **12 Bit ANALOG INPUT VOLTAGE**
  - +2.490 or +5 Vdc
  - 0÷20 mA, 4÷20 mA

- **CURRENT to VOLTAGE CONVERTER**
  - with 8 A-V modules

- **Buzzer**

- **1 RS 232 OR RS 422, 485, Current Loop**

- **EXTERNAL LITIUM BATTERY 3.6 V to RAM Back-up**

- **12 Bit ANALOG INPUT VOLTAGE**
  - CURRENT to VOLTAGE CONVERTER
  - with 8 A-V modules

- **ANY I/O BLOCK**
  - ZBR xx, ZBT xx etc.

- **MOTHERBOARD ABB 03 etc.**

- **ABACO® I/O BUS**
  - UAR 24
  - JMS 34

- **PLC**

- **PC like or Macintosh**

- **Software or Hardware Serial Line**
  - RS-232

- **DIGITAL TTL INPUT/OUTPUT**
  - to XBI-01, OBI-01, RBO-08 etc., OPTO-COUPLER
APPENDIX A: JUMPERS AND DRIVERS LOCATION

FIGURE A1: MEMORY JUMPERS LOCATION
Figure A2: Serial Communication Jumpers Location
Serial = RS 422
Serial = RS 485
Serial = Current Loop
Serial = RS 232

FIGURA A3: SERIAL COMMUNICATION DRIVERS LOCATION
APPENDIX B: ON BOARD PERIPHERAL DESCRIPTION

**µP 80C32**

Philips Semiconductors

Product specification

CMOS single-chip 8-bit microcontrollers

**80C32/87C52**

### DESCRIPTION

The Philips 80C32/87C52 is a high-performance microcontroller fabricated with Philips high-density CMOS technology. The Philips CMOS technology combines the high speed and density characteristics of HMOS with the low power attributes of CMOS. Philips epitaxial substrate minimizes latch-up sensitivity.

The 87C52 contains an 8k x 8 EPROM and the 80C32 is ROMless. Both contain a 256 x 8 RAM, 32 I/O lines, three 16-bit counter/timers, a six-source, two-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.

In addition, the 80C32/87C52 has two software selectable modes of power reduction—idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.

See 80C52/80C54/80C58 datasheet for ROM device specifications.

### FEATURES

- 80C51 based architecture
- 8032 compatible
  - 8k x 8 EPROM (87C52)
  - ROMless (80C32)
  - 256 x 8 RAM
  - Three 16-bit counter/timers
  - Full duplex serial channel
  - Boolean processor
- Memory addressing capability
  - 64k ROM and 64k RAM
- Power control modes:
  - Idle mode
  - Power-down mode
- CMOS and TTL compatible
- Three speed ranges:
  - 3.5 to 16MHz
  - 3.5 to 24MHz
  - 3.5 to 33MHz
- Five package styles
- Extended temperature ranges
- OTP package available

### PIN CONFIGURATIONS

<table>
<thead>
<tr>
<th>P1.0/T2</th>
<th>P1.1/T2EX</th>
<th>P1.2</th>
<th>P1.3</th>
<th>P1.4</th>
<th>P1.5</th>
<th>P1.6</th>
<th>P1.7</th>
<th>RST</th>
<th>Pin 1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P1.8/T1</td>
<td>P1.9/P3.0</td>
<td>P2.0/A8</td>
<td>P2.1/A9</td>
<td>P2.2/A10</td>
<td>P2.3/A11</td>
<td>P2.4/A12</td>
<td>P2.5/A13</td>
<td>P2.6/A14</td>
<td>P2.7/A15</td>
</tr>
<tr>
<td>P1.10/P3.1</td>
<td>P1.11/P3.2</td>
<td>P1.12/P3.3</td>
<td>P1.13/P3.4</td>
<td>P1.14/P3.5</td>
<td>P1.15/P3.6</td>
<td>P1.16/P3.7</td>
<td>P1.17/P3.8</td>
<td>P1.18/P3.9</td>
<td>P1.19/P3.10</td>
</tr>
<tr>
<td>P1.11</td>
<td>P1.12</td>
<td>P1.13</td>
<td>P1.14</td>
<td>P1.15</td>
<td>P1.16</td>
<td>P1.17</td>
<td>P1.18</td>
<td>P1.19</td>
<td>P1.20</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VCC</td>
<td>P9.0/A00</td>
<td>P9.1/A01</td>
<td>P9.2/A02</td>
<td>P9.3/A03</td>
<td>P9.4/A04</td>
<td>P9.5/A05</td>
<td>P9.6/A06</td>
<td>P9.7/A07</td>
<td>P9.8/A08</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

See SU00006 for further details.
CERAMIC AND PLASTIC LEADED CHIP CARRIER
PIN FUNCTIONS

<table>
<thead>
<tr>
<th>Pin</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>NC*</td>
</tr>
<tr>
<td>2</td>
<td>T2/P1.0</td>
</tr>
<tr>
<td>3</td>
<td>T2EX/P1.1</td>
</tr>
<tr>
<td>4</td>
<td>P1.2</td>
</tr>
<tr>
<td>5</td>
<td>P1.3</td>
</tr>
<tr>
<td>6</td>
<td>P1.4</td>
</tr>
<tr>
<td>7</td>
<td>P1.5</td>
</tr>
<tr>
<td>8</td>
<td>P1.6</td>
</tr>
<tr>
<td>9</td>
<td>P1.7</td>
</tr>
<tr>
<td>10</td>
<td>RST</td>
</tr>
<tr>
<td>11</td>
<td>RxD/P3.0</td>
</tr>
<tr>
<td>12</td>
<td>NC*</td>
</tr>
<tr>
<td>13</td>
<td>TxD/P3.1</td>
</tr>
<tr>
<td>14</td>
<td>T0/P3.4</td>
</tr>
<tr>
<td>15</td>
<td>T1/P3.5</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Pin</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>T0/P3.4</td>
</tr>
<tr>
<td>17</td>
<td>T1/P3.5</td>
</tr>
<tr>
<td>18</td>
<td>T2/P1.0</td>
</tr>
<tr>
<td>19</td>
<td>T2EX/P1.1</td>
</tr>
<tr>
<td>20</td>
<td>P1.2</td>
</tr>
<tr>
<td>21</td>
<td>P1.3</td>
</tr>
<tr>
<td>22</td>
<td>P1.4</td>
</tr>
<tr>
<td>23</td>
<td>P1.5</td>
</tr>
<tr>
<td>24</td>
<td>P1.6</td>
</tr>
<tr>
<td>25</td>
<td>P1.7</td>
</tr>
<tr>
<td>26</td>
<td>RST</td>
</tr>
<tr>
<td>27</td>
<td>RxD/P3.0</td>
</tr>
<tr>
<td>28</td>
<td>NC*</td>
</tr>
<tr>
<td>29</td>
<td>TxD/P3.1</td>
</tr>
<tr>
<td>30</td>
<td>T0/P3.4</td>
</tr>
<tr>
<td>31</td>
<td>T1/P3.5</td>
</tr>
</tbody>
</table>

* DO NOT CONNECT

PLASTIC QUAD FLAT PACK
PIN FUNCTIONS

<table>
<thead>
<tr>
<th>Pin</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>P1.5</td>
</tr>
<tr>
<td>2</td>
<td>P1.6</td>
</tr>
<tr>
<td>3</td>
<td>P1.7</td>
</tr>
<tr>
<td>4</td>
<td>RST</td>
</tr>
<tr>
<td>5</td>
<td>RxD/P3.0</td>
</tr>
<tr>
<td>6</td>
<td>NC*</td>
</tr>
<tr>
<td>7</td>
<td>T0/P3.4</td>
</tr>
<tr>
<td>8</td>
<td>T1/P3.5</td>
</tr>
<tr>
<td>9</td>
<td>WR</td>
</tr>
<tr>
<td>10</td>
<td>RD</td>
</tr>
<tr>
<td>11</td>
<td>XTAL2</td>
</tr>
<tr>
<td>12</td>
<td>XTAL1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Pin</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>VSS</td>
</tr>
<tr>
<td>17</td>
<td>T2/P1.0</td>
</tr>
<tr>
<td>18</td>
<td>T2EX/P1.1</td>
</tr>
<tr>
<td>19</td>
<td>P1.2</td>
</tr>
<tr>
<td>20</td>
<td>P1.3</td>
</tr>
<tr>
<td>21</td>
<td>P1.4</td>
</tr>
<tr>
<td>22</td>
<td>P1.5</td>
</tr>
<tr>
<td>23</td>
<td>P1.6</td>
</tr>
<tr>
<td>24</td>
<td>P1.7</td>
</tr>
<tr>
<td>25</td>
<td>RST</td>
</tr>
<tr>
<td>26</td>
<td>RxD/P3.0</td>
</tr>
<tr>
<td>27</td>
<td>NC*</td>
</tr>
<tr>
<td>28</td>
<td>TxD/P3.1</td>
</tr>
<tr>
<td>29</td>
<td>T0/P3.4</td>
</tr>
<tr>
<td>30</td>
<td>T1/P3.5</td>
</tr>
</tbody>
</table>

* DO NOT CONNECT

LOGIC SYMBOL

ADDRESS AND DATA BUS

PORT 0
PORT 1
PORT 2
PORT 3

SECONDARY FUNCTIONS

RxD
TxD
INT0
INT1
T0
T1
WR
RD
RST
EA
Vpp
PSEN
ALE/PROG
Vss
Vcc
XTAL1
XTAL2

### Table 1. 8XC52 Special Function Registers

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
<th>DIRECT ADDRESS</th>
<th>BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION</th>
<th>LSB</th>
<th>RESET VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACC*</td>
<td>Accumulator</td>
<td>E0H</td>
<td>E7 E6 E5 E4 E3 E2 E1 E0</td>
<td></td>
<td>00H</td>
</tr>
<tr>
<td>B*</td>
<td>B register</td>
<td>F0H</td>
<td>F7 F6 F5 F4 F3 F2 F1 F0</td>
<td></td>
<td>00H</td>
</tr>
<tr>
<td>DPH</td>
<td>Data pointer (2 bytes)</td>
<td>83H</td>
<td>AF AE AD AC AB AA A9 A8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DPL</td>
<td>Data pointer low</td>
<td>82H</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IE*</td>
<td>Interrupt enable</td>
<td>A8H</td>
<td>EA – ET2 ES ET1 EX1 ET0 EX0</td>
<td></td>
<td>0x000000B</td>
</tr>
<tr>
<td>IP*</td>
<td>Interrupt priority</td>
<td>B8H</td>
<td>– – PT2 PS PT1 PX1 PT0 PX0</td>
<td></td>
<td>xx000000B</td>
</tr>
<tr>
<td>P0*</td>
<td>Port 0</td>
<td>80H</td>
<td>AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0</td>
<td></td>
<td>FFH</td>
</tr>
<tr>
<td>P1*</td>
<td>Port 1</td>
<td>90H</td>
<td>97 96 95 94 93 92 91 90</td>
<td></td>
<td>FFH</td>
</tr>
<tr>
<td>P2*</td>
<td>Port 2</td>
<td>A0H</td>
<td>A7 A6 A5 A4 A3 A2 A1 A0</td>
<td></td>
<td>FFH</td>
</tr>
<tr>
<td>P3*</td>
<td>Port 3</td>
<td>B0H</td>
<td>RD WR T1 T0 IN T INT0 Tx D Rx D</td>
<td></td>
<td>FFH</td>
</tr>
<tr>
<td>PCON1</td>
<td>Power control</td>
<td>87H</td>
<td>SMOD – – – – – GF1 GF0 PD IDL</td>
<td></td>
<td>0xxxxxxxB</td>
</tr>
<tr>
<td>PSW*</td>
<td>Program status word</td>
<td>D0H</td>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
<td></td>
<td>00H</td>
</tr>
<tr>
<td>RCAP2H#</td>
<td>Capture high</td>
<td>CBH</td>
<td>CY AC F0 RS1 RS0 OV – – P</td>
<td></td>
<td>00H</td>
</tr>
<tr>
<td>RCAPL#</td>
<td>Capture low</td>
<td>CAH</td>
<td></td>
<td></td>
<td>00H</td>
</tr>
<tr>
<td>SBUF</td>
<td>Serial data buffer</td>
<td>99H</td>
<td></td>
<td></td>
<td>xxxxxxxxB</td>
</tr>
<tr>
<td>SCON*</td>
<td>Serial controller</td>
<td>98H</td>
<td>SM0 SM1 SM2 REN TB8 RB8 T1 RI</td>
<td></td>
<td>00H</td>
</tr>
<tr>
<td>SP</td>
<td>Stack pointer</td>
<td>81H</td>
<td></td>
<td></td>
<td>07H</td>
</tr>
<tr>
<td>TCON*</td>
<td>Timer control</td>
<td>88H</td>
<td>TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0</td>
<td></td>
<td>00H</td>
</tr>
<tr>
<td>T2CON*</td>
<td>Timer 2 control</td>
<td>C8H</td>
<td>CF CE CD CC CB CA C9 C8</td>
<td></td>
<td>00H</td>
</tr>
<tr>
<td>TH0</td>
<td>Timer high 0</td>
<td>8CH</td>
<td></td>
<td></td>
<td>00H</td>
</tr>
<tr>
<td>TH1</td>
<td>Timer high 1</td>
<td>8DH</td>
<td></td>
<td></td>
<td>00H</td>
</tr>
<tr>
<td>TH2#</td>
<td>Timer high 2</td>
<td>CDH</td>
<td></td>
<td></td>
<td>00H</td>
</tr>
<tr>
<td>TL0</td>
<td>Timer low 0</td>
<td>8AH</td>
<td></td>
<td></td>
<td>00H</td>
</tr>
<tr>
<td>TL1</td>
<td>Timer low 1</td>
<td>8BH</td>
<td></td>
<td></td>
<td>00H</td>
</tr>
<tr>
<td>TL2#</td>
<td>Timer low 2</td>
<td>CCH</td>
<td></td>
<td></td>
<td>00H</td>
</tr>
<tr>
<td>TMOD</td>
<td>Timer mode</td>
<td>89H</td>
<td>GATE C/T M1 M0 GATE C/T M1 M0</td>
<td></td>
<td>00H</td>
</tr>
</tbody>
</table>

* Bit addressable
# SFRs are modified from or added to the 80C51 SFRs.
1. Bits GF1, GF0, PD, and IDL of the PCON register are not implemented in the NMOS 8XC52.
<table>
<thead>
<tr>
<th>PIN DESCRIPTION</th>
<th>PIN NO.</th>
<th>LCC</th>
<th>DIP</th>
<th>GQP</th>
<th>TYPE</th>
<th>NAME AND FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>VSS</strong></td>
<td>20</td>
<td>22</td>
<td>15</td>
<td>I</td>
<td>Ground: 0V reference.</td>
<td></td>
</tr>
<tr>
<td><strong>VCC</strong></td>
<td>40</td>
<td>44</td>
<td>38</td>
<td>I</td>
<td>Power Supply: This is the power supply voltage for normal, idle, and power-down operation.</td>
<td></td>
</tr>
<tr>
<td><strong>P0.0–0.7</strong></td>
<td>39–32</td>
<td>43–36</td>
<td>37–30</td>
<td>I/O</td>
<td>Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the 87C52. External pull-ups are required during program verification.</td>
<td></td>
</tr>
<tr>
<td><strong>P1.0–P1.7</strong></td>
<td>1–8</td>
<td>2–9</td>
<td>40–44</td>
<td>I/O</td>
<td>Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: IIL ). Pins P1.0 and P1.1 also receive the low-order address byte during program memory verification. Port 1 also serves alternate functions for timer 2:</td>
<td></td>
</tr>
<tr>
<td><strong>P2.0–P2.7</strong></td>
<td>21–28</td>
<td>24–31</td>
<td>18–25</td>
<td>I/O</td>
<td>Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: IIL ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.</td>
<td></td>
</tr>
<tr>
<td><strong>P3.0–P3.7</strong></td>
<td>10–17</td>
<td>11, 13–19</td>
<td>5, 7–13</td>
<td>I/O</td>
<td>Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: IIL ). Port 3 also serves the special features of the 80C51 family, as listed below:</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>11</td>
<td>5</td>
<td>I</td>
<td>RxD (P3.0): Serial input port</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>13</td>
<td>7</td>
<td>O</td>
<td>TxD (P3.1): Serial output port</td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>14</td>
<td>8</td>
<td>I</td>
<td>INT0 (P3.2): External interrupt</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>15</td>
<td>9</td>
<td>I</td>
<td>INT1 (P3.3): External interrupt</td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>16</td>
<td>10</td>
<td>I</td>
<td>T0 (P3.4): Timer 0 external input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>17</td>
<td>11</td>
<td>I</td>
<td>T1 (P3.5): Timer 1 external input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>18</td>
<td>12</td>
<td>O</td>
<td>WR (P3.6): External data memory write strobe</td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>19</td>
<td>13</td>
<td>O</td>
<td>RD (P3.7): External data memory read strobe</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>RST</strong></td>
<td>9</td>
<td>10</td>
<td>4</td>
<td>I</td>
<td>Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to VSS permits a power-on reset using only an external capacitor to VCC.</td>
<td></td>
</tr>
<tr>
<td><strong>ALE/PROG</strong></td>
<td>30</td>
<td>33</td>
<td>27</td>
<td>I/O</td>
<td>Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 of the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.</td>
<td></td>
</tr>
<tr>
<td><strong>PSEN</strong></td>
<td>29</td>
<td>32</td>
<td>26</td>
<td>O</td>
<td>Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.</td>
<td></td>
</tr>
<tr>
<td><strong>ER/Vpp</strong></td>
<td>31</td>
<td>35</td>
<td>29</td>
<td>I</td>
<td>External Access Enable/Programming Supply Voltage: ER must be externally held high to enable the device to fetch code from external program memory locations 0000H to 1FFFH. If ER is held high, the device executes from external program memory unless the program counter contains an address greater than 1FFFH. This pin also receives the 12.75V programming supply voltage (Vpp) during EPROM programming.</td>
<td></td>
</tr>
<tr>
<td><strong>XTAL1</strong></td>
<td>19</td>
<td>21</td>
<td>15</td>
<td>I</td>
<td>Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.</td>
<td></td>
</tr>
<tr>
<td><strong>XTAL2</strong></td>
<td>18</td>
<td>20</td>
<td>14</td>
<td>O</td>
<td>Crystal 2: Output from the inverting oscillator amplifier.</td>
<td></td>
</tr>
</tbody>
</table>
DIFFERENCES FROM THE 80C51

Special Function Registers

The special function register space is the same as the 80C51 except that the 80C32/87C52 contains the additional special function registers T2CON, RCAP2L, RCAP2H, TL2, and TH2. Since the standard 80C51 on-chip functions are identical in the 8XC52, the SFR locations, bit locations, and operation are likewise identical. The only exceptions are in the interrupt mode and interrupt priority SFRs (see Table 1).

Timer/Counters

In addition to timers/counters 0 and 1 of the 80C51, the 80C32/87C52 contains timer/counter 2. Like timers 0 and 1, timer 2 can operate as either an event timer or as an event counter. This is selected by the bit C/T2 in the special function register T2CON (see Figure 1). It has three operating modes: capture, auto-load, and baud rate generator, which are selected by bits in the T2CON as shown in Table 2.

In the Capture Mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then Timer 2 is a 16-bit timer or counter which upon overflow sets bit TF2, the Timer 2 overflow bit, which can be used to generate an interrupt. If EXEN2 = 1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. (RCAP2L and RCAP2H are new special function registers in the 80C52.) In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2 like TF2 can generate an interrupt. The Capture Mode is illustrated in Figure 2.

In the auto-reload mode, there are again two options, which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then when Timer 2 rolls over it not only sets TF2 but also causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2L and RCAP2H, which are preset by software. If EXEN2 = 1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX will also trigger the 16-bit reload and set EXF2. The auto-reload mode is illustrated in Figure 3.

The baud rate generation mode is selected by RCLK = 1 and/or TCLK = 1. It will be described in conjunction with the serial port.

Serial Port

The serial port of the 8XC52 is identical to that of the 80C51 except that counter/timer 2 can be used to generate baud rates.

In the 8XC52, Timer 2 is selected as the baud rate generator by setting RCLK and/or TCLK in T2CON (see Figure 1). Note that the baud rate for transmit and receive can be simultaneously different. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 4.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

Now, the baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate as follows:

<table>
<thead>
<tr>
<th>Mode</th>
<th>Baud Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mode 1</td>
<td>3 Baud Rate</td>
</tr>
<tr>
<td>Mode 3</td>
<td>16 Baud Rate</td>
</tr>
</tbody>
</table>

The timer can be configured for either “timer” or “counter” operation. In the most typical applications, it is configured for “timer” operation (C/T2 = 0). “Timer” operation is a little different for Timer 2 when it’s being used as a baud rate generator. Normally, as a timer it would increment every machine cycle (thus at 1/12 the oscillator frequency). As a baud rate generator, however, it increments every state time (thus at 1/2 the oscillator frequency). In that case the baud rate is given by the formula:

\[
\text{Baud Rate} = \left(\frac{f_{osc}}{16 \times \text{RCAP2H, RCAP2L}}\right)
\]

where \(\text{RCAP2H, RCAP2L}\) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

### Table 1

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Position</th>
<th>Name and Significance</th>
</tr>
</thead>
<tbody>
<tr>
<td>TF2</td>
<td>T2CON.7</td>
<td>Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK or TCLK = 1.</td>
</tr>
<tr>
<td>EXF2</td>
<td>T2CON.6</td>
<td>Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software.</td>
</tr>
<tr>
<td>RCLK</td>
<td>T2CON.5</td>
<td>Receive clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.</td>
</tr>
<tr>
<td>TCLK</td>
<td>T2CON.4</td>
<td>Transmit clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in modes 1 and 3. TCLK = 0 causes Timer 1 overflow to be used for the transmit clock.</td>
</tr>
<tr>
<td>EXEN2</td>
<td>T2CON.3</td>
<td>Timer 2 external enable flag. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.</td>
</tr>
<tr>
<td>TR2</td>
<td>T2CON.2</td>
<td>Startstop control for Timer 2. A logic 1 starts the timer.</td>
</tr>
<tr>
<td>C/T2</td>
<td>T2CON.1</td>
<td>Timer or counter select. (Timer 2)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = Internal timer (OSC/12)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 = External event counter (falling edge triggered)</td>
</tr>
<tr>
<td>CP/RL2</td>
<td>T2CON.0</td>
<td>Capture/Reload flag. When set, captures will occur on negative transitions at T2EX if EXEN2 = 1. When cleared, auto-reloads will occur either with Timer 2 overflows or negative transitions at T2EX when EXEN2 = 1. When either RCLK = 1 or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.</td>
</tr>
</tbody>
</table>

### Figure 1. Timer/Counter 2 (T2CON) Control Register
Figure 2. Timer 2 in Capture Mode

Figure 3. Timer 2 in Auto-Reload Mode
CMOS single-chip 8-bit microcontrollers

80C32/87C52

Table 2. Timer 2 Operating Modes

<table>
<thead>
<tr>
<th>RCLK + TCLK</th>
<th>CP/RL2</th>
<th>TR2</th>
<th>MODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>16-bit Auto-reload</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>16-bit Capture</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>1</td>
<td>Baud rate generator</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>0</td>
<td>(off)</td>
</tr>
</tbody>
</table>

Timer 2 as a baud rate generator is shown in Figure 4. This figure is valid only if RCLK + TCLK = 1 in T2CON. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Therefore, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt, if desired.

It should be noted that when Timer 2 is running (TR2 = 1) in “timer” function in the baud rate generator mode, one should not try to read or write TH2 or TL2. Under these conditions the timer is being incremented every state time, and the results of a read or write may not be accurate. The RCAP registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. Turn the timer off (clear TR2) before accessing the Timer 2 or RCAP registers, in this case.

Timer/Counter 2 Set-up

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the timer on. See Table 3 for set-up of timer 2 as a timer. See Table 4 for set-up of timer 2 as a counter.

Using Timer/Counter 2 to Generate Baud Rates

For this purpose, Timer 2 must be used in the baud rate generating mode. If Timer 2 is being clocked through pin T2 (P1.0) the baud rate is:

\[
\text{Baud Rate} = \frac{\text{Timer 2 Overflow Rate}}{16}
\]

And if it is being clocked internally, the baud rate is:

\[
\text{Baud Rate} = \frac{\text{Oscillator Frequency}}{32 \times \text{[RCAP2H, RCAP2L]}}
\]

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

\[
\text{RCAP2H, RCAP2L} = \frac{\text{Oscillator Frequency}}{32 \times \text{Baud Rate}}
\]
Interrupts

The 80C32/87C52 has 6 interrupt sources. All except TF2 and EXF2 are identical sources to those in the 80C51.

The Interrupt Enable Register and the Interrupt Priority Register are modified to include the additional 80C32/87C52 interrupt sources. The operation of these registers is identical to the 80C51.

In the 80C32/87C52, the Timer 2 Interrupt is generated by the logical OR of TF2 and EXF2. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the interrupt, and the bit will have to be cleared in software.

All of the bits that generate interrupts can be set or cleared by software, with the same result as though it has been set or cleared by hardware. That is, interrupts can be generated or pending interrupts can be canceled in software.

The interrupt vector addresses and the interrupt priority for requests in the same priority level are given in the following:

<table>
<thead>
<tr>
<th>Source</th>
<th>Vector Address</th>
<th>Priority Within</th>
</tr>
</thead>
<tbody>
<tr>
<td>IE0</td>
<td>0003H</td>
<td>(highest)</td>
</tr>
<tr>
<td>TF0</td>
<td>000BH</td>
<td></td>
</tr>
<tr>
<td>IE1</td>
<td>0013H</td>
<td></td>
</tr>
<tr>
<td>TF1</td>
<td>001BH</td>
<td></td>
</tr>
<tr>
<td>RI + TI</td>
<td>0023H</td>
<td></td>
</tr>
<tr>
<td>TF2 + EXF2</td>
<td>002BH (lowest)</td>
<td></td>
</tr>
</tbody>
</table>

Note that they are identical to those in the 80C51 except for the addition of the Timer 2 (TF1 and EXF2) interrupt at 002BH and at the lowest priority within a level.

### Table 3. Timer 2 as a Timer

<table>
<thead>
<tr>
<th>MODE</th>
<th>T2CON</th>
<th>INTERNAL CONTROL (Note 1)</th>
<th>EXTERNAL CONTROL (Note 2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>16-bit Auto-Reload</td>
<td>00H</td>
<td>0BH</td>
<td></td>
</tr>
<tr>
<td>16-bit Capture</td>
<td>01H</td>
<td>09H</td>
<td></td>
</tr>
<tr>
<td>Baud rate generator receive and transmit same baud rate</td>
<td>34H</td>
<td>36H</td>
<td></td>
</tr>
<tr>
<td>Receive only</td>
<td>24H</td>
<td>26H</td>
<td></td>
</tr>
<tr>
<td>Transmit only</td>
<td>14H</td>
<td>16H</td>
<td></td>
</tr>
</tbody>
</table>

### Table 4. Timer 2 as a Counter

<table>
<thead>
<tr>
<th>MODE</th>
<th>TMOD</th>
<th>INTERNAL CONTROL (Note 1)</th>
<th>EXTERNAL CONTROL (Note 2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>16-bit</td>
<td>02H</td>
<td>0AH</td>
<td></td>
</tr>
<tr>
<td>Auto-Reload</td>
<td>03H</td>
<td>0BH</td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**
1. Capture/reload occurs only on timer/counter overflow.
2. Capture/reload occurs on timer/counter overflow and a 1-to-0 transition on T2EX (P1.1) pin except when timer 2 is used in the baud rate generator mode.
OSCILLATOR CHARACTERISTICS
XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Logic Symbol, page 4.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET
A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles.

IDLE MODE
In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE
In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PSW.

DESIGN CONSIDERATIONS
At power-on, the voltage on VCC and RST must come up at the same time for a proper start-up.

Table 5 shows the state of I/O ports during low current operating modes.

As a precaution to coming out of an unexpected power down, INT0 and INT1 should be disabled prior to entering power down.

Table 5. External Pin Status During Idle and Power-Down Modes

<table>
<thead>
<tr>
<th>MODE</th>
<th>PROGRAM MEMORY</th>
<th>ALE</th>
<th>PSEN</th>
<th>PORT 0</th>
<th>PORT 1</th>
<th>PORT 2</th>
<th>PORT 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Idle</td>
<td>Internal</td>
<td>1</td>
<td>1</td>
<td>Data</td>
<td>Data</td>
<td>Data</td>
<td>Data</td>
</tr>
<tr>
<td>Idle</td>
<td>External</td>
<td>1</td>
<td>1</td>
<td>Float</td>
<td>Data</td>
<td>Address</td>
<td>Data</td>
</tr>
<tr>
<td>Power-down</td>
<td>Internal</td>
<td>0</td>
<td>0</td>
<td>Data</td>
<td>Data</td>
<td>Data</td>
<td>Data</td>
</tr>
<tr>
<td>Power-down</td>
<td>External</td>
<td>0</td>
<td>0</td>
<td>Float</td>
<td>Data</td>
<td>Data</td>
<td>Data</td>
</tr>
</tbody>
</table>
FEATURES

- **80C32–Compatible**
  - Pin–compatible
  - Standard 8051 instruction set
  - Four 8–bit I/O ports
  - Three 16–bit timer/counters
  - 256 bytes scratchpad RAM
  - Multiplexed address/data bus
  - Addresses 64KB ROM and 64KB RAM

- **High–speed architecture**
  - 4 clocks/machine cycle (8032=12)
  - Wasted cycles removed
  - Runs DC to 33 MHz clock rates
  - Single–cycle instruction in 121 ns
  - Uses less power for equivalent work
  - Dual data pointer
  - Optional variable length MOVX to access fast/slow RAM/peripherals

- **High integration controller includes:**
  - Power–fail reset
  - Programmable Watchdog timer
  - Early–warning power–fail interrupt

- **Two full–duplex hardware serial ports**

- **13 total interrupt sources with six external**

- **Available in 40–pin DIP, 44–pin PLCC and TQFP**

DESCRIPTION

The DS80C320 is a fast 80C31/80C32–compatible microcontroller. Wasted clock and memory cycles have been removed using a redesigned processor core. As a result, every 8051 instruction is executed between 1.5 and 3 times faster than the original for the same crystal speed. Typical applications will see a speed improvement of 2.5 times using the same code and same crystal. The DS80C320 offers a maximum crystal rate of 33 MHz, resulting in apparent execution speeds of 82.5 MHz (approximately 2.5X).
The DS80C320 is pin compatible with all three packages of the standard 80C32 and offers the same timer/counters, serial port, and I/O ports. In short, the DS80C320 is extremely familiar to 8051 users but provides the speed of a 16–bit processor.

The DS80C320 provides several extras in addition to greater speed. These include a second full hardware serial port, seven additional interrupts, programmable watchdog timer, power–fail interrupt and reset. The DS80C320 also provides dual data pointers (DPTRs) to speed block data memory moves. It can also adjust the speed of off–chip data memory access to between two and nine machine cycles for flexibility in selecting memory and peripherals.

### ORDERING INFORMATION

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PACKAGE</th>
<th>MAX CLOCK SPEED</th>
<th>TEMPERATURE RANGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>DS80C320–MCG</td>
<td>40–pin plastic DIP</td>
<td>25 MHz</td>
<td>0°C to +70°C</td>
</tr>
<tr>
<td>DS80C320–QCG</td>
<td>44–pin PLCC</td>
<td>25 MHz</td>
<td>0°C to +70°C</td>
</tr>
<tr>
<td>DS80C320–ECG</td>
<td>44–pin TQFP</td>
<td>25 MHz</td>
<td>0°C to +70°C</td>
</tr>
<tr>
<td>DS80C320–MNG</td>
<td>40–pin plastic DIP</td>
<td>25 MHz</td>
<td>−40°C to +85°C</td>
</tr>
<tr>
<td>DS80C320–QNG</td>
<td>44–pin PLCC</td>
<td>25 MHz</td>
<td>−40°C to +85°C</td>
</tr>
<tr>
<td>DS80C320–ENG</td>
<td>44–pin TQFP</td>
<td>25 MHz</td>
<td>−40°C to +85°C</td>
</tr>
<tr>
<td>DS80C320–MCL</td>
<td>40–pin plastic DIP</td>
<td>33 MHz</td>
<td>0°C to +70°C</td>
</tr>
<tr>
<td>DS80C320–QCL</td>
<td>44–pin PLCC</td>
<td>33 MHz</td>
<td>0°C to +70°C</td>
</tr>
<tr>
<td>DS80C320–ECL</td>
<td>44–pin TQFP</td>
<td>33 MHz</td>
<td>0°C to +70°C</td>
</tr>
<tr>
<td>DS80C320–MNL</td>
<td>40–pin plastic DIP</td>
<td>33 MHz</td>
<td>−40°C to +85°C</td>
</tr>
<tr>
<td>DS80C320–QNL</td>
<td>44–pin PLCC</td>
<td>33 MHz</td>
<td>−40°C to +85°C</td>
</tr>
<tr>
<td>DS80C320–ENL</td>
<td>44–pin TQFP</td>
<td>33 MHz</td>
<td>−40°C to +85°C</td>
</tr>
</tbody>
</table>

**DS80C320 BLOCK DIAGRAM** Figure 1
HIGH–SPEED OPERATION
The DS80C320 is built around a high speed 80C32 compatible core. Higher speed comes not just from increasing the clock frequency, but from a newer, more efficient design.

In this updated core, dummy memory cycles have been eliminated. In a conventional 80C32, machine cycles are generated by dividing the clock frequency by 12. In the DS80C320, the same machine cycle is performed in 4 clocks. Thus the fastest instruction, 1 machine cycle, is executed three times faster for the same crystal frequency. Note that these are identical instructions. A comparison of the timing differences is shown in Figure 2. The majority of instructions on the DS80C320 will see the full 3 to 1 speed improvement. Some instructions will get between 1.5 and 2.4 X improvement. Note that all instructions are faster than the original 80C51. Table 2 below shows a summary of the instruction set including the speed.

The numerical average of all opcodes is approximately a 2.5 to 1 speed improvement. Individual programs will be affected differently, depending on the actual instructions used. Speed sensitive applications would make the most use of instructions that are three times faster. However, the sheer number of 3 to 1 improved opcodes makes dramatic speed improvements likely for any code. When these architecture improvements are combined with 0.8 µm CMOS, the result is a single cycle instruction execution in 160 ns. The Dual Data Pointer feature also allows the user to eliminate wasted instructions when moving blocks of memory.

INSTRUCTION SET SUMMARY
All instructions in the DS80C320 perform the same functions as their 80C32 counterparts. Their affect on bits, flags, and other status functions is identical. However, the timing of each instruction is different. This applies both in absolute and relative number of clocks.

For absolute timing of real–time events, the timing of software loops will need to be calculated using the table below. However, counter/timers default to run at the older 12 clocks per increment. Therefore, while software runs at higher speed, timer–based events need no modification to operate as before. Timers can be set to run at 4 clocks per increment cycle to take advantage of higher speed operation.

The relative time of two instructions might be different in the new architecture than it was previously. For example, in the original architecture, the “MOVX A, @DPTR” instruction and the “MOV direct, direct” instruction used two machine cycles or 24 oscillator cycles. Therefore, they required the same amount of time. In the DS80C320, the MOVX instruction can be done in two machine cycles or eight oscillator cycles, but the “MOV direct, direct” uses three machine cycles or 12 oscillator cycles. While both are faster than their original counterparts, they now have different execution times from each other. This is because in most cases, the DS80C320 uses one cycle for each byte. The user concerned with precise program timing should examine the timing of each instruction for familiarity with the changes. Note that a machine cycle now requires just four clocks, and provides one ALE pulse per cycle. Many instructions require only one cycle, but some require five. In the original architecture, all were one or two cycles except for MUL and DIV.

INSTRUCTION SET SUMMARY Table 2

Legends:
A – Accumulator
Rn – Register R7–R0
direct – Internal Register address
@Ri – Internal Register pointed–to by R0 or R1 (except MOVX)
rel – 2’s complement offset byte
bit – direct bit–address
#data – 8–bit constant
#data 16 – 16–bit constant
addr 16 – 16–bit destination address
addr 11 – 11–bit destination address
### Arithmetic Instructions:

<table>
<thead>
<tr>
<th>INSTRUCTION</th>
<th>BYTE</th>
<th>OSCILLATOR CYCLES</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD A, Rn</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>ADD A, direct</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>ADD A, @Ri</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>ADD A, #data</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>ADDC A, Rn</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>ADDC A, direct</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>ADDC A, @Ri</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>ADDC A, #data</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>SUBB A, Rn</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>SUBB A, direct</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>SUBB A, @Ri</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>SUBB A, #data</td>
<td>2</td>
<td>8</td>
</tr>
</tbody>
</table>

### Logical Instructions:

<table>
<thead>
<tr>
<th>INSTRUCTION</th>
<th>BYTE</th>
<th>OSCILLATOR CYCLES</th>
</tr>
</thead>
<tbody>
<tr>
<td>ANL A, Rn</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>ANL A, direct</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>ANL A, @Ri</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>ANL A, #data</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>ANL direct, A</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>ANL direct, #data</td>
<td>3</td>
<td>12</td>
</tr>
<tr>
<td>ORL A, Rn</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>ORL A, direct</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>ORL A, @Ri</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>ORL A, #data</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>ORL direct, A</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>ORL direct, #data</td>
<td>3</td>
<td>12</td>
</tr>
</tbody>
</table>

### Data Transfer Instructions:

<table>
<thead>
<tr>
<th>INSTRUCTION</th>
<th>BYTE</th>
<th>OSCILLATOR CYCLES</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV A, Rn</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>MOV A, direct</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>MOV A, @Ri</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>MOV A, #data</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>MOV Rn, A</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>MOV Rn, direct</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>MOV Rn, #data</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>MOV direct, A</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>MOV direct, Rn</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>MOV direct1, direct2</td>
<td>3</td>
<td>12</td>
</tr>
<tr>
<td>MOV direct, @Ri</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>MOV direct, #data</td>
<td>3</td>
<td>12</td>
</tr>
<tr>
<td>MOV @Ri, A</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>MOV @Ri, direct</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>MOV @Ri, #data</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>MOV DPTR, #data 16</td>
<td>3</td>
<td>12</td>
</tr>
</tbody>
</table>

*User Selectable*
Bit Manipulation Instructions:
- CLR C: 1 4
- CLR bit: 2 8
- SETC C: 1 4
- SETB bit: 2 8
- CPL C: 1 4
- CPL bit: 2 8

ANL C, bit: 2 8
ANL C, bit: 2 8
ORL C, bit: 2 8
ORL C, bit: 2 8
MOV C, bit: 2 8
MOV bit, C: 2 8

Program Branching Instructions:
- ACALL addr 11: 2 12
- LCALL addr 16: 3 16
- RET: 1 16
- RETI: 1 16
- AJMP addr 11: 2 12
- LJMP addr 16: 3 16
- SJMP rel: 2 12
- JMP @A+DPTR: 1 12
- JZ rel: 2 12
- JNZ rel: 3 12
- DJNZ Rn, rel: 2 12
- DJNZ direct, rel: 3 12
- CJNE A, direct, rel: 3 16
- CJNE A, #data, rel: 3 16
- CJNE Rn, #data, rel: 3 16
- CJNE Ri, #data, rel: 3 16
- NOP: 1 4
- JC rel: 2 12
- JNC rel: 2 12
- JB bit, rel: 3 12
- JNB bit, rel: 3 16
- JBC bit, rel: 3 16
- DJNZ Rn, rel: 2 12
- DJNZ direct, rel: 3 16

The table above shows the speed for each class of instruction. Note that many of the instructions have multiple opcodes. There are 255 opcodes for 111 instructions. Of the 255 opcodes, 159 are three times faster than the original 80C32. While a system that emphasizes those instructions will see the most improvement, the large total number that receive a 3 to 1 improvement assure a dramatic speed increase for any system. The speed improvement summary is provided below.

<table>
<thead>
<tr>
<th>Opcodes</th>
<th>Speed Improvement</th>
</tr>
</thead>
<tbody>
<tr>
<td>159</td>
<td>3.0 x</td>
</tr>
<tr>
<td>51</td>
<td>1.5 x</td>
</tr>
<tr>
<td>43</td>
<td>2.0 x</td>
</tr>
<tr>
<td>2</td>
<td>2.4 x</td>
</tr>
<tr>
<td>255</td>
<td>Average: 2.5</td>
</tr>
</tbody>
</table>

MEMORY ACCESS
The DS80C320 contains no on-chip ROM and 256 bytes of scratchpad RAM. Off-chip memory is accessed using the multiplexed address/data bus on P0 and the MSB address on P2. A typical memory connection is shown in Figure 3. Timing diagrams are provided in the Electrical Specifications. Program memory (ROM) is accessed at a fixed rate determined by the crystal frequency and the actual instructions. As mentioned above, an instruction cycle requires four clocks. Data memory (RAM) is accessed according to a variable speed MOVX instruction as described below.
DATA MEMORY CYCLE STRETCH VALUES

<table>
<thead>
<tr>
<th>CKCON.2–0</th>
<th>MEMORY CYCLES</th>
<th>RD or WR STROBE WIDTH IN CLOCKS</th>
<th>STROBE WIDTH TIME @ 25 MHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>MD2 MD1 MD0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 0 2</td>
<td>2</td>
<td></td>
<td>80 ns</td>
</tr>
<tr>
<td>0 0 1 3 (default)</td>
<td>4</td>
<td></td>
<td>160 ns</td>
</tr>
<tr>
<td>0 1 0 4</td>
<td>8</td>
<td></td>
<td>320 ns</td>
</tr>
<tr>
<td>0 1 1 5</td>
<td>12</td>
<td></td>
<td>480 ns</td>
</tr>
<tr>
<td>1 0 0 6</td>
<td>16</td>
<td></td>
<td>640 ns</td>
</tr>
<tr>
<td>1 0 1 7</td>
<td>20</td>
<td></td>
<td>800 ns</td>
</tr>
<tr>
<td>1 1 0 8</td>
<td>24</td>
<td></td>
<td>960 ns</td>
</tr>
<tr>
<td>1 1 1 9</td>
<td>28</td>
<td></td>
<td>1120 ns</td>
</tr>
</tbody>
</table>

DUAL DATA POINTER

Data memory block moves can be accelerated using the DS80C320 Dual Data Pointer (DPTR). The standard 8032 DPTR is a 16–bit value that is used to address off–chip data RAM or peripherals. In the DS80C320, the standard data pointer is called DPTR 0 and is located at SFR addresses 82h and 83h. These are the standard locations. No modification of standard code is needed to use DPTR. The new DPTR is located at SFR 84h and 85h and is called DPTR1. The DPTR Select bit (DPS) chooses the active pointer and is located at the LSB of the SFR location 86h. No other bits in register 86h have any effect and are set to 0. The user switches between data pointers by toggling the LSB of register 86h. The increment (INC) instruction is the fastest way to accomplish this. All DPTR–related instructions use the currently selected DPTR for any activity. Therefore only one instruction is required to switch from a source to a destination address. Using the Dual–Data Pointer saves code from needing to save source and destination addresses when doing a block move. Once loaded, the software simply switches between DPTR and 1. The relevant register locations are as follows.

DPL 82h Low byte original DPTR
DPH 83h High byte original DPTR
DPL1 84h Low byte new DPTR
DPH1 85h High byte new DPTR
DPS 86h DPTR Select (LSB)

Sample code listed below illustrates the saving from using the dual DPTR. The example program was original code written for an 8051 and requires a total of 1869 machine cycles on the DS80C320. This takes 299 µs to execute at 25 MHz. The new code using the Dual DPTR requires only 1097 machine cycles taking 175.5 µs. The Dual DPTR saves 772 machine cycles or 123.5 µs for a 64 byte block move. Since each pass through the loop saves 12 machine cycles when compared to the single DPTR approach, larger blocks gain more efficiency using this feature.

64 BYTE BLOCK MOVE WITHOUT DUAL DATA POINTER

; SH and SL are high and low byte source address.
; DH and DL are high and low byte of destination address.

```assembly
MOV R5, #64d ; NUMBER OF BYTES TO MOVE 2
MOV DPTR, #SHSL ; LOAD SOURCE ADDRESS 3
MOV R1, #SL ; SAVE LOW BYTE OF SOURCE 2
MOV R2, #SH ; SAVE HIGH BYTE OF SOURCE 2
MOV R3, #DL ; SAVE LOW BYTE OF DESTINATION 2
MOV R4, #DH ; SAVE HIGH BYTE OF DESTINATION 2

MOVE:
; THIS LOOP IS PERFORMED THE NUMBER OF TIMES LOADED INTO R5, IN THIS EXAMPLE 64

MOVX A, @DPTR ; READ SOURCE DATA BYTE 2
MOV R1, DPL ; SAVE NEW SOURCE POINTER 2
MOV R2, DPH ;
```

052296 10/33
MOV DPL, R3 ; LOAD NEW DESTINATION 2
MOV DPH, R4 ; 2
MOVX @DPTR, A ; WRITE DATA TO DESTINATION 2
INC DPTR ; NEXT DESTINATION ADDRESS 3
MOV R3, DPL ; SAVE NEW DESTINATION POINTER 2
MOV R4, DPH ; 2
MOV DPL, R1 ; GET NEW SOURCE POINTER 2
MOV DPH, R2 ; 2
INC DPTR ; NEXT SOURCE ADDRESS 3
DJNZ R5, MOVE ; FINISHED WITH TABLE? 3

64 BYTE BLOCK MOVE WITH DUAL DATA POINTER
; SH and SL are high and low byte source address.
; DH and DL are high and low byte of destination address.
; DPS is the data pointer select. Reset condition is DPS=0, DPTR0 is selected.

EQU DPS, #86h ; TELL ASSEMBLER ABOUT DPS
MOV R5, #64 ; NUMBER OF BYTES TO MOVE 2
MOV DPTR, #DHDL ; LOAD DESTINATION ADDRESS 3
INC DPS ; CHANGE ACTIVE DPTR 2
MOV DPTR, #SHSL ; LOAD SOURCE ADDRESS 2

MOVE:
; THIS LOOP IS PERFORMED THE NUMBER OF TIMES LOADED INTO R5, IN THIS EXAMPLE 64

MOVX A, @DPTR ; READ SOURCE DATA BYTE 2
INC DPS ; CHANGE DPTR TO DESTINATION 2
MOVX @DPTR, A ; WRITE DATA TO DESTINATION 2
INC DPTR ; NEXT DESTINATION ADDRESS 3
INC DPS ; CHANGE DATA POINTER TO SOURCE 2
INC DPTR ; NEXT SOURCE ADDRESS 3
DJNZ R5, MOVE ; FINISHED WITH TABLE? 3

PERIPHERAL OVERVIEW
Peripherals in the DS80C320 are accessed using Special Function Registers (SFRs). The DS80C320 provides several of the most commonly needed peripheral functions in microcomputer–based systems. These functions are new to the 80C32 family and include a second serial port, Power–fail Reset, Power–fail Interrupt, and a programmable Watchdog Timer. These are described below, and more details are available in the High–Speed Microcontroller User’s Guide.

SERIAL PORTS
The DS80C320 provides a serial port (UART) that is identical to the 80C32. Many applications require serial communication with multiple devices. Therefore the DS80C320 provides a second hardware serial port that is a full duplicate of the standard one. It optionally uses pins P1.2 (RXD1) and P1.3 (TXD1). This port has duplicate control functions included in new SFR locations.

The second serial port operates in a comparable manner with the first. Both can operate simultaneously but can be at different baud rates.

The second serial port has similar control registers (SCON1 at C0h, SBUF1 at C1h) to the original. One difference is that for timer based baud rates, the original serial port can use Timer 1 or Timer 2 to generate baud rates. This is selected via SFR bits. The new serial port can only use Timer 1.

TIMER RATE CONTROL
One important difference exists between the DS80C320 and 80C32 regarding timers. The original 80C32 used a 12 clock per cycle scheme for timers and consequently for some serial baud rates (depending on the mode). The DS80C320 architecture normally runs using 4 clocks per cycle. However, in the area of timers, the DS80C320 will default to a 12 clock per cycle
scheme on a reset. This allows existing code with real–time dependencies such as baud rates to operate properly. If an application needs higher speed timers or serial baud rates, the timers can be set to run at the 4 clock rate.

The Clock Control register (CKCON – 8Eh) determines these timer speeds. When the relevant CKCON bit is a logic 1, the DS80C320 uses 4 clocks per cycle to generate timer speeds. When the control bit is set to a 0, the DS80C320 uses 12 clocks for timer speeds. The reset condition is a 0. CKCON.5 selects the speed of Timer 2. CKCON.4 selects Timer 1 and CKCON.3 selects Timer 0. Note that unless a user desires very fast timing, it is unnecessary to alter these bits. Note that the timer controls are independent.

POWER FAIL RESET
The DS80C320 incorporates a precision band–gap voltage reference to determine when VCC is out–of–tolerance. While powering up, internal circuits will hold the DS80C320 in a reset state until VCC rises above the VRST reset threshold. Once VCC is above this level, the oscillator will begin running. An internal reset circuit will then count 65536 clocks to allow time for power and the oscillator to stabilize. The microcontroller will then exit the reset condition. No external components are needed to generate a power on reset. During power down or during a severe power glitch, as VCC falls below VRST, the microcontroller will also generate its own reset. The reset will occur automatically, needing no action from the user or from the software. Refer to the Electrical Specifications for the exact value of VRST.

POWER FAIL INTERRUPT
The same reference that generates a precision reset threshold can also generate an optional early warning Power–fail Interrupt (PFI). When enabled by the application software, this interrupt always has the highest priority. On detecting that the VCC has dropped below VPFW and that the PFI is enabled, the processor will vector to ROM address 0033h. The PFI enable is located in the Watchdog Control SFR (WDCON – D8h). Setting WDCON.5 to a logic one will enable the PFI. The application software can also read a flag at WDCON.4. This bit is set when a PFI condition has occurred. The flag is independent of the interrupt enable and software must manually clear it.

WATCHDOG TIMER
For applications that can not afford to run out–of–control, the DS80C320 incorporates a programmable Watchdog Timer circuit. It resets the uC if software fails to reset the Watchdog before the selected time interval has elapsed. The user selects one of four time–out values. After enabling the Watchdog, software must reset the timer prior to expiration of the interval, or the CPU will be reset. Both the Watchdog Enable and the Watchdog Reset bits are protected by a “Timed Access” circuit. This prevents accidentally clearing the Watchdog. Time–out values are precise since they are related to the crystal frequency as shown below in Table 4. For reference, the time periods at 25 MHz are also shown.

The DS80C320 Watchdog also provides a useful option for systems that may not require a reset. If enabled, then 512 clocks before giving a reset, the Watchdog will give an interrupt. The interrupt can also serve as a convenient time–base generator, or be used to wake–up the processor from Idle mode. The Watchdog function is controlled in the Clock Control (CKCON – 8Eh), Watchdog Control (WDCON – D8h), and Extended Interrupt Enable (EIE – E8h) SFRs. CKCON.7 and CKCON.6 are called WD1 and WD0 respectively and are used to select the Watchdog time–out period as shown in Table 4.

<table>
<thead>
<tr>
<th>WD1</th>
<th>WD0</th>
<th>INTERRUPT TIME–OUT</th>
<th>TIME (@25 MHz)</th>
<th>RESET TIME–OUT</th>
<th>TIME (@25 MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>2^{17} clocks</td>
<td>5.243 ms</td>
<td>2^{17} + 512 clocks</td>
<td>5.263 ms</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>2^{20} clocks</td>
<td>41.94 ms</td>
<td>2^{20} + 512 clocks</td>
<td>41.96 ms</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>2^{23} clocks</td>
<td>335.54 ms</td>
<td>2^{23} + 512 clocks</td>
<td>335.56 ms</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>2^{26} clocks</td>
<td>2684.35 ms</td>
<td>2^{26} + 512 clocks</td>
<td>2684.38 ms</td>
</tr>
</tbody>
</table>
As shown above, the Watchdog Timer uses the crystal frequency as a time base. A user selects one of four counter values to determine the time-out. These clock counter lengths are $2^{17} = 131,072$ clocks; $2^{20} = 1,048,576$; $2^{23} = 8,388,608$ clocks; or $2^{26} = 67,108,864$ clocks. The times shown in Table 4 above are with a 25 MHz crystal frequency. Note that once the counter chain has reached a conclusion, the optional interrupt is generated. Regardless of whether the user enables this interrupt, there are then 512 clocks left until a reset occurs. There are five control bits in special function registers that affect the Watchdog Timer and two status flags that report to the user.

WDIF (WDCON.3) is the interrupt flag that is set when there are 512 clocks remaining until a reset occurs. WTRF (WDCON.2) is the flag that is set when a Watchdog reset has occurred. This allows the application software to determine the source of a reset.

EWT (WDCON.1) is the enable for the Watchdog Timer. Software sets this bit to enable the timer. The bit is protected by Timed Access discussed below. RWT (WDCON.0) is the bit that software uses to restart the Watchdog Timer. Setting this bit restarts the timer for another full interval. Application software must set this bit prior to the time-out. As mentioned previously, WD1 and 0 (CKCON .7 and 6) select the time-out. Finally, the Watchdog Interrupt is enabled using EWDI (EIE.4). The Special Function Register map is shown below.

INTERRUPTS
The DS80C320 provides 13 sources of interrupt with three priority levels. The Power–fail Interrupt (PFI), if enabled, always has the highest priority. There are two remaining user selectable priorities: high and low. If two interrupts that have the same priority occur simultaneously, the natural precedence given below determines which is acted upon. Except for the PFI, all interrupts that are new to the 8051 family have a lower natural priority than the originals.

**INTERRUPT PRIORITY** Table 5

<table>
<thead>
<tr>
<th>NAME</th>
<th>DESCRIPTION</th>
<th>VECTOR</th>
<th>NATURAL PRIORITY</th>
<th>OLD/NEW</th>
</tr>
</thead>
<tbody>
<tr>
<td>PFI</td>
<td>Power Fail Interrupt</td>
<td>33h</td>
<td>1</td>
<td>NEW</td>
</tr>
<tr>
<td>INT0</td>
<td>External Interrupt 0</td>
<td>03h</td>
<td>2</td>
<td>OLD</td>
</tr>
<tr>
<td>TF0</td>
<td>Timer 0</td>
<td>08h</td>
<td>3</td>
<td>OLD</td>
</tr>
<tr>
<td>INT1</td>
<td>External Interrupt 1</td>
<td>13h</td>
<td>4</td>
<td>OLD</td>
</tr>
<tr>
<td>TF1</td>
<td>Timer 1</td>
<td>18h</td>
<td>5</td>
<td>OLD</td>
</tr>
<tr>
<td>SCON0</td>
<td>T10 or R10 from serial port 0</td>
<td>23h</td>
<td>6</td>
<td>OLD</td>
</tr>
<tr>
<td>TF2</td>
<td>Timer 2</td>
<td>28h</td>
<td>7</td>
<td>OLD</td>
</tr>
<tr>
<td>SCON1</td>
<td>T11 or R11 from serial port 1</td>
<td>38h</td>
<td>8</td>
<td>NEW</td>
</tr>
<tr>
<td>INT2</td>
<td>External Interrupt 2</td>
<td>43h</td>
<td>9</td>
<td>NEW</td>
</tr>
<tr>
<td>INT3</td>
<td>External Interrupt 3</td>
<td>48h</td>
<td>10</td>
<td>NEW</td>
</tr>
<tr>
<td>INT4</td>
<td>External Interrupt 4</td>
<td>53h</td>
<td>11</td>
<td>NEW</td>
</tr>
<tr>
<td>INT5</td>
<td>External Interrupt 5</td>
<td>58h</td>
<td>12</td>
<td>NEW</td>
</tr>
<tr>
<td>WDT1</td>
<td>Watchdog Time–out Interrupt</td>
<td>63h</td>
<td>13</td>
<td>NEW</td>
</tr>
</tbody>
</table>

**POWER MANAGEMENT**
The DS80C320 provides the standard Idle and power down (Stop) that are available on the standard 80C32. However the DS80C320 has enhancements that make these modes more useful, and allow more power saving.

The Idle mode is invoked by setting the LSB of the Power Control register (PCON – 87h). Idle will leave internal clocks, serial port and timer running. No memory access will be performed so power is dramatically reduced. Since clocks are running, the Idle power consumption is related to crystal frequency. It should be approximately 1/2 of the operational power. The CPU can exit the Idle state with any interrupt or a reset.

The power–down or Stop mode is invoked by setting the PCON.1 bit. Stop mode is a lower power state than Idle since it turns off all internal clocking. The $I_{CC}$ of a standard Stop mode is approximately 1 µA but is specified in the Electrical Specifications. The CPU will exit Stop mode from an external interrupt or a reset condition.
Note that internally generated interrupts (timer, serial port, watchdog) are not useful since they require clocking activity.

**IDLE MODE ENHANCEMENTS**

A simple enhancement to Idle mode makes it substantially more useful. The innovation involves not the Idle mode itself, but the watchdog timer. As mentioned above, the Watchdog Timer provides an optional interrupt capability. This interrupt can provide a periodic interval timer to bring the DS80C320 out of Idle mode. This can be useful even if the Watchdog is not normally used. By enabling the Watchdog Timer and its interrupt prior to invoking Idle, a user can periodically come out of Idle perform an operation, then return to Idle until the next operation. This will lower the overall power consumption. When using the Watchdog Interrupt to cancel the Idle state, make sure to restart the Watchdog Timer or it will cause a reset.

**STOP MODE ENHANCEMENTS**

The DS80C320 provides two enhancements to the Stop mode. As documented above, the DS80C320 provides a band–gap reference to determine Power–fail Interrupt and Reset thresholds. The default state is that the band–gap reference is off when Stop mode is invoked. This allows the extremely low power state mentioned above. A user can optionally choose to have the band–gap enabled during Stop mode. This means that PFI and power–fail reset will be activated and are valid means for leaving Stop mode.

In Stop mode with the band–gap on, ICC will be approximately 50 µA compared with 1 µA with the band–gap off. If a user does not require a Power–fail Reset or Interrupt while in Stop mode, the band–gap can remain turned off. Note that only the most power sensitive applications should turn off the band–gap, as this results in an uncontrolled power down condition.

The control of the band–gap reference is located in the Extended Interrupt Flag register (EXIF – 91h). Setting BGS (EXIF .0) to a one will leave the band–gap reference enabled during Stop mode. The default or reset condition is with the bit at a logic 0. This results in the band–gap being turned off during Stop mode. Note that this bit has no control of the reference during full power or Idle modes.

The second feature allows an additional power saving option. This is the ability to start instantly when exiting Stop mode. It is accomplished using an internal ring oscillator that can be used when exiting Stop mode in response to an interrupt. The benefit of the ring oscillator is as follows.

Using Stop mode turns off the crystal oscillator and all internal clocks to save power. This requires that the oscillator be restarted when exiting Stop mode. Actual start–up time is crystal dependent, but is normally at least 4 ms. A common recommendation is 10 ms. In an application that will wake–up, perform a short operation, return to Sleep, the crystal start–up can be longer than the real transaction. However, the ring oscillator will start instantly. The user can perform a simple operation and return to Sleep before the crystal has even stabilized. If the ring is used to start and the processor remains running, hardware will automatically switch to the crystal once a power–on reset interval (65536 clocks) has expired. This value is used to guarantee stability even though power is not being cycled.

If the user returns to Stop mode prior to switching of crystal, then all clocks will be turned off again. The ring oscillator runs at approximately 4 MHz but will not be a precision value. No real–time precision operations (including serial communication) should be conducted during this ring period. Figure 7 shows how the operation would compare when using the ring, and when starting up normally. The default state is to come out of Stop mode without using the ring oscillator.

This function is controlled using the RGSL– Ring Select bit at EXIF.1 (EXIF – 91h). When EXIF.1 is set, the ring oscillator will be used to come out of Stop mode quickly. As mentioned above, the processor will automatically switch from the ring (if enabled) to the crystal after a delay of 65536 crystal clocks. For a 3.57 MHz crystal, this is approximately 18 ms. The processor sets a flag called RGMD – Ring Mode to tell software that the ring is being used. This bit at EXIF.2 will be a logic 1 when the ring is in use. No serial communication or precision timing should be attempted while this bit is set, since the operating frequency is not precise.
RING OSCILLATOR START–UP Figure 4

STOP MODE WITHOUT RING STARTUP

CRYSTAL OSCILLATION

POWER

uC OPERATING

uC ENTERS STOP MODE

INTERRUPT: CLOCK STARTS

CLOCK STABLE

uC ENTERS STOP MODE

4–10 ms

STOP MODE WITH RING STARTUP

CRYSTAL OSCILLATION

RING OSCILLATION

POWER

uC OPERATING

uC ENTERS STOP MODE

INTERRUPT: RING STARTS

uC ENTERS STOP MODE

POWER SAVED

Diagram assumes that the operation following Stop requires less than 18 ms complete.

TIMED ACCESS PROTECTION

Selected SFR bits are critical to operation, making it desirable to protect against an accidental write operation. The Timed Access procedure prevents an errant cpu from accidentally altering a bit that would cause difficulty. The Timed Access procedure requires that the write of a protected bit be preceded by the following instructions:

MOV 0C7h, #0AAh
MOV 0C7h, #55h

By writing an AAh followed by a 55h to the Timed Access register (location C7h), the hardware opens a two cycle window that allows software to modify one of the protected bits. If the instruction that seeks to modify the protected bit is not immediately proceeded by these instructions, the write will not take effect. The protected bits are:

- EXIF.0
- WCON.6
- WCON.1
- WCON.0
- WCON.3
- BGS Band-gap Select
- POR Power–on Reset flag
- EWT Enable Watchdog
- RWT Reset Watchdog
- WDIF Watchdog Interrupt Flag

SPECIAL FUNCTION REGISTERS

Most special features of the DS80C320 or 80C32 are controlled by bits in special function registers (SFRs). This allows the DS80C320 to add many features but use the same instruction set. When writing software to use a new feature, the SFR must be defined to an assembler or compiler using an equate statement. This is the only change needed to access the new function. The DS80C320 duplicates the SFRs that are contained in the standard 80C32. Table 6 shows the register addresses and bit locations. Many are standard 80C32 registers. The High–Speed Microcontroller User’s Guide describes all SFRs.
## SPECIAL FUNCTION REGISTER LOCATIONS

**Table 6**

<table>
<thead>
<tr>
<th>REGISTER</th>
<th>BIT 7</th>
<th>BIT 6</th>
<th>BIT 5</th>
<th>BIT 4</th>
<th>BIT 3</th>
<th>BIT 2</th>
<th>BIT 1</th>
<th>BIT 0</th>
<th>ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>SP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>81h</td>
</tr>
<tr>
<td>DPL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>82h</td>
</tr>
<tr>
<td>DPH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>83h</td>
</tr>
<tr>
<td>DPL1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>84h</td>
</tr>
<tr>
<td>DPS</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>SEL</td>
<td>86h</td>
</tr>
<tr>
<td>PCON</td>
<td>SMOD0</td>
<td>SMOD0</td>
<td>–</td>
<td>–</td>
<td>GF1</td>
<td>GF0</td>
<td>STOP</td>
<td>IDLE</td>
<td>87h</td>
</tr>
<tr>
<td>TCON</td>
<td>TF1</td>
<td>TR1</td>
<td>TF0</td>
<td>TR0</td>
<td>IE1</td>
<td>IT1</td>
<td>IE0</td>
<td>IT0</td>
<td>88h</td>
</tr>
<tr>
<td>TMOD</td>
<td>GATE</td>
<td>C/T</td>
<td>M1</td>
<td>M0</td>
<td>GATE</td>
<td>C/T</td>
<td>M1</td>
<td>M0</td>
<td>89h</td>
</tr>
<tr>
<td>TL0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>8Ah</td>
</tr>
<tr>
<td>TL1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>8 Bh</td>
</tr>
<tr>
<td>TH0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>8Ch</td>
</tr>
<tr>
<td>TH1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>8 Dh</td>
</tr>
<tr>
<td>CKCON</td>
<td>WD1</td>
<td>WD0</td>
<td>T2M</td>
<td>T1M</td>
<td>T0M</td>
<td>MD2</td>
<td>MD1</td>
<td>MD0</td>
<td>8Eh</td>
</tr>
<tr>
<td>P1</td>
<td>P1.7</td>
<td>P1.6</td>
<td>P1.5</td>
<td>P1.4</td>
<td>P1.3</td>
<td>P1.2</td>
<td>P1.1</td>
<td>P1.0</td>
<td>90h</td>
</tr>
<tr>
<td>EXIF</td>
<td>IE5</td>
<td>IE4</td>
<td>IE3</td>
<td>IE2</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>91h</td>
</tr>
<tr>
<td>SC0N0</td>
<td>SM0/FE</td>
<td>SM1/0</td>
<td>SM2/0</td>
<td>REN_0</td>
<td>TB8_0</td>
<td>RB8_0</td>
<td>T1_0</td>
<td>R1_0</td>
<td>98h</td>
</tr>
<tr>
<td>SBUF0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>99h</td>
</tr>
<tr>
<td>P2</td>
<td>P2.0</td>
<td>P2.6</td>
<td>P2.5</td>
<td>P2.4</td>
<td>P2.3</td>
<td>P2.2</td>
<td>P2.1</td>
<td>P2.0</td>
<td>A0h</td>
</tr>
<tr>
<td>IE</td>
<td>EA</td>
<td>ES1</td>
<td>ET2</td>
<td>E50</td>
<td>ET1</td>
<td>EX1</td>
<td>ET0</td>
<td>EX0</td>
<td>A8h</td>
</tr>
<tr>
<td>SADDR0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>9Ah</td>
</tr>
<tr>
<td>SADDR1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AAh</td>
</tr>
<tr>
<td>P3</td>
<td>P3.7</td>
<td>P3.6</td>
<td>P3.5</td>
<td>P3.4</td>
<td>P3.3</td>
<td>P3.2</td>
<td>P3.1</td>
<td>P3.0</td>
<td>B0h</td>
</tr>
<tr>
<td>IP</td>
<td>–</td>
<td>PS1</td>
<td>PT2</td>
<td>PS0</td>
<td>PT1</td>
<td>PX1</td>
<td>PT0</td>
<td>PX0</td>
<td>B8h</td>
</tr>
<tr>
<td>SAPEN0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>9Bh</td>
</tr>
<tr>
<td>SAPEN1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BAh</td>
</tr>
<tr>
<td>SC0N1</td>
<td>SM0/FE</td>
<td>SM1/0</td>
<td>SM2/0</td>
<td>REN_0</td>
<td>TB8_0</td>
<td>RB8_0</td>
<td>T1_0</td>
<td>R1_0</td>
<td>C0h</td>
</tr>
<tr>
<td>SBUF1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>C1h</td>
</tr>
<tr>
<td>STATUS</td>
<td>PIP</td>
<td>HIP</td>
<td>LIP</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>C5h</td>
</tr>
<tr>
<td>TA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>C7h</td>
</tr>
<tr>
<td>T2CON</td>
<td>TF2</td>
<td>EXF2</td>
<td>RCLK</td>
<td>TCLK</td>
<td>EXEN2</td>
<td>TR2</td>
<td>C/T2</td>
<td>CP/RL2</td>
<td>C8h</td>
</tr>
<tr>
<td>T2MOD</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>C9h</td>
</tr>
<tr>
<td>RCAP2L</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CAh</td>
</tr>
<tr>
<td>RCAP2H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CBh</td>
</tr>
<tr>
<td>TL2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CCh</td>
</tr>
<tr>
<td>TH2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CDh</td>
</tr>
<tr>
<td>PSW</td>
<td>CY</td>
<td>AC</td>
<td>F0</td>
<td>RS1</td>
<td>RS0</td>
<td>OV</td>
<td>FL</td>
<td>P</td>
<td>D0h</td>
</tr>
<tr>
<td>WDCON</td>
<td>SMOD1</td>
<td>POR</td>
<td>EPFI</td>
<td>PFI</td>
<td>WDIF</td>
<td>WTRF</td>
<td>EWT</td>
<td>RWT</td>
<td>D8h</td>
</tr>
<tr>
<td>ACC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>E0h</td>
</tr>
<tr>
<td>EIE</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>EWDI</td>
<td>EX5</td>
<td>EX4</td>
<td>EX3</td>
<td>EX2</td>
<td>E8h</td>
</tr>
<tr>
<td>B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>F0h</td>
</tr>
<tr>
<td>EIP</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>PWDI</td>
<td>PX5</td>
<td>PX4</td>
<td>PX3</td>
<td>PX2</td>
<td>F8h</td>
</tr>
</tbody>
</table>
APPENDIX C: ALPHETICAL INDEX

SYMBOLS

80C32  2, 3, 4
80C320 2, 3, 4

A

A/D  2, 8, 10, 18, 28, 31, 41, 49
A/D CONVERSION TIME  10
A/D RESOLUTION  10
ABACO® BLOCK  2
ABACO® I/O BUS  2, 9, 41
ACTIVITY LED  46
ADDRESSES  41
ANALOG INPUT  30
ANALOG INPUTS CURRENT  11
ANALOG INPUTS IMPEDANCE  11
ANALOG INPUTS VOLTAGE  11

B

BACK UP  2, 27, 37
BACK UP CURRENT  11
BACKED RAM  48
BATTERY  2, 11, 27, 37
BOARD CONFIGURATION  8
BOARD RESOURCES  10
BT1  37
BUZZER  2, 8, 47

C

CLOCK  3
CLOCK FREQUENCE  10
COMPILER  2
CONNECTIONS  12
CONNECTORS  10
  CN1  10, 13, 29
  CN2  10, 27
  CN3A  10, 20, 29
  CN3B  10, 26, 29
  CN4  10, 12, 29
  CN6  10, 18
  CN7  10, 14
  CN8  10, 16
CONSUMPTION ON 5 VDC  11
CPU 2
CURRENT LOOP 2, 4, 20, 28, 37, 38
CURRENT PROVIDED ON +5 VDC 11

D
DIP SWITCH 29, 46
DSW1 29, 41, 46

E
EEPROM 2, 6, 10, 39, 41
ELECTRIC FEATURES 11
EPROM 2, 6, 10, 41
EXTERNAL DEVICES FOR GPC® 323 50
EXTERNAL WATCHDOG 46

G
GENERAL FEATURES 10

H
HARDWARE 41

I
I/O 2
I/O ADDRESSES 42
I/O CONNECTION 28
IDLE MODE 2
INSTALLATION 12
INTERNAL WATCH DOG 49
INTERRUPTS MANAGEMENT 30

J
JEDEC 39
JUMPERS 32
2 PINS 34
3 PINS 36
6 PINS 37

L
LD4BZ 46, 47
LEDS 2, 28
LITHIUM 2
M
MEMORY ADDRESSES 42
MEMORY CONFIGURATION 43
  MEMORY CONFIGURATION 1 43
  MEMORY CONFIGURATION 3 44
  MEMORY CONFIGURATION 4 45
MEMORY DEVICES 6
MEMORY SELECTION 39

N
NOTE 37

O
ON BOARD PERIPHERAL DEVICES 8
OPERATOR INTERFACES 27

P
PDA 47
PDB 47
PDC 47
PERIPHERAL DEVICES SOFTWARE DESCRIPTION 46
POWER DOWN MODE 2
POWER SUPPLY 4, 11
POWER SUPPLY 12, 29
PPI 82C55 14, 16, 47

R
RAM 2, 6, 27, 39, 41, 48
REAL TIME CLOCK 8, 10, 27
REACTIVE HUMIDITY 11
RESET KEY 9, 28
RS 232 2, 4, 20, 26, 28, 37, 38
RS 422 2, 28, 37, 38
RS 422-485 4, 20
RS 422-485 COMMUNICATION DIRECTION 48
RS 422-485 TERMINATION NET 11
RS 485 2, 28, 37, 38
RTC 2, 37, 39, 41, 48
RUN/DEBUG 46

S
SERIAL COMMUNICATION TYPE SELECTION 37
SERIAL EEPROM 2, 8, 10, 48
SERIAL LINE A 20
SERIAL LINE B  26
SERIAL LINES  49
SERIAL RTC  48
SIZE  10
SOFTWARE  2, 40
SPOT LED  47

T
TECHNICAL FEATURES  10
TEMPERATURE RANGE  10
TEST POINT  29
TIMER COUNTER  49
TP1  29
TRANSZORB™  2

V
VISUAL FEEDBACK  28
VREF  29, 31

W
WATCHDOG  2, 8
WATCHDOG INTERVENT TIME  11