

# GPC<sup>®</sup> 114

General Purpose Controller 68 HC 11

## TECHNICAL MANUAL




**grifo**<sup>®</sup>  
ITALIAN TECHNOLOGY

Via dell' Artigiano, 8/6  
40016 San Giorgio di Piano  
(Bologna) ITALY  
E-mail: [grifo@grifo.it](mailto:grifo@grifo.it)



<http://www.grifo.it>      <http://www.grifo.com>  
Tel. +39 051 892.052 (a.r.)      FAX: +39 051 893.661

GPC<sup>®</sup> 114      Edition 5.20      Rel. 15 July 1999

, GPC<sup>®</sup>, grifo<sup>®</sup>, are trade marks of grifo<sup>®</sup>



# GPC<sup>®</sup> 114

General Purpose Controller 68 HC 11

## TECHNICAL MANUAL

Intelligent Module of the **Abaco<sup>®</sup> block 4** serie, 100x50 mm size; optional plastic mount for connection to **DIN 46277-1** and **DIN 46277-2**  $\Omega$  rails; **CPU 68HC11A1 8MHz**; maximum memory address space of 64K divided as: 32K RAM and 32K EPROM plus 32K EEPROM, RAM or EPROM; **back-up** circuit for **32K RAM**, through on-board **LITHIUM** battery or external battery; sophisticated circuit to configure the resources mapping by simply moving two jumpers; 512 bytes **E<sup>2</sup>** microprocessor inside; **INT** generation capable, **LITHIUM** battery backed **RTC 71421A** real-time clock; 8 channels of **8 Bits A/D** converter, 12  $\mu$ s, +2,5 V full range; 10 TTL I/O lines software settable; three 16 bits Timer-Input-Capture; five 16 bits Timer Compare Output Registers; one 8 bits Pulse Accumulator Circuit; software settable **Watch-Dog**; one serial line in **RS232** or **RS422** or **RS485**; 1 Enhanced NRZ Serial Communication Interface (SCI); 26 pins expansion connector for **ABACO<sup>®</sup> I/O BUS**; 20 pins standard I/O connector; **Wait-Mode** and **Stop-Mode** easily selectable; only one external power supply +5Vdc, 88mA; on-board logic protected against transients by **TransZorb<sup>™</sup>**; wide range of development software available such as: **Monitor, Debugger, Assembler, GET 11 and Interpreted BASIC, FORTH, C Compiler, HTC-11, Kernel, Control PASCAL** and so on.

**grifo<sup>®</sup>**

ITALIAN TECHNOLOGY

Via dell' Artigiano, 8/6  
40016 San Giorgio di Piano  
(Bologna) ITALY

E-mail: grifo@grifo.it

<http://www.grifo.it>

<http://www.grifo.com>


Tel. +39 051 892.052 (a.r.) FAX: +39 051 893.661



GPC<sup>®</sup> 114

Edition 5.20

Rel. 15 July 1999

 **Abaco<sup>®</sup>**, **GPC<sup>®</sup>**, **grifo<sup>®</sup>**, are trade marks of **grifo<sup>®</sup>**

## DOCUMENTATION COPYRIGHT BY grifo<sup>®</sup>, ALL RIGHTS RESERVED

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, either electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written consent of **grifo<sup>®</sup>**.

### IMPORTANT

Although all the information contained herein have been carefully verified, **grifo<sup>®</sup>** assumes no responsibility for errors that might appear in this document, or for damage to things or persons resulting from technical errors, omission and improper use of this manual and of the related software and hardware.

**grifo<sup>®</sup>** reserves the right to change the contents and form of this document, as well as the features and specification of its products at any time, without prior notice, to obtain always the best product.

For specific informations on the components mounted on the card, please refer to the Data Book of the builder or second sources.

### SYMBOLS DESCRIPTION

In the manual could appear the following symbols:




Attention: Generic danger



Attention: High voltage

### Trade Marks

 <sup>®</sup>, GPC<sup>®</sup>, grifo<sup>®</sup> : are trade marks of grifo<sup>®</sup>.

Other Product and Company names listed, are trade marks of their respective companies.

# GENERAL INDEX

INTRODUCTION .....	1
CARD VERSION .....	1
GENERAL FEATURES .....	2
CPU .....	3
CLOCK DEVICE .....	3
SERIAL COMMUNICATION .....	3
POWER SUPPLY .....	3
CONTROL LOGIC .....	3
MEMORY DEVICES .....	4
ABACO® I/O BUS .....	4
RESET CONTACT .....	4
PERIPHERAL DEVICES .....	6
I/O INTERFACE .....	6
TECHNICAL FEATURES .....	7
GENERAL FEATURES .....	7
PHYSICAL FEATURES .....	7
ELECTRIC FEATURES .....	8
INSTALLATION .....	9
CONNECTIONS .....	9
CN2 - BACK UP EXTERNAL BATTERY CONNECTOR .....	9
CN1 - ABACO® I/O BUS CONNECTOR .....	10
CN5 - CONNECTOR FOR CPU I/O AND A/D LINES .....	11
CN3A - RS 232 SERIAL LINE CONNECTOR .....	12
CN3B - RS 422-485 SERIAL LINE CONNECTOR .....	14
I/O CONNECTION .....	18
TRIMMERS AND CALIBRATION .....	18
JUMPERS .....	20
2 PINS JUMPERS .....	21
3 PINS JUMPERS .....	22
5 PINS JUMPER .....	22
NOTE .....	22
INTERRUPTS MANAGEMENT .....	23
SERIAL COMMUNICATION SELECTION .....	24
MEMORY SELECTION .....	26
BACK UP .....	26
SOFTWARE .....	26
ADDRESSES AND MAPS .....	28
INTRODUCTION .....	28
ON BOARD RESOURCES ALLOCATION .....	28

<b>I/O ADDRESSES .....</b>	<b>28</b>
<b>MEMORY ADDRESSES .....</b>	<b>29</b>
<b>CONFIGURATION 1.....</b>	<b>29</b>
<b>CONFIGURATION 2.....</b>	<b>30</b>
<b>CONFIGURATION 3.....</b>	<b>31</b>
<b>CONFIGURATION 4.....</b>	<b>32</b>
<b>PERIPHERAL DEVICES SOFTWARE DESCRIPTION .....</b>	<b>33</b>
<b>JUMPER J5 USER INPUT .....</b>	<b>33</b>
<b>RTC 72421 .....</b>	<b>33</b>
<b>DIRECTION OF RS 422-485 SERIAL COMMUNICATION .....</b>	<b>35</b>
<b>EXTERNAL CARDS .....</b>	<b>35</b>
<b>BIBLIOGRAPHY .....</b>	<b>38</b>
<b>APPENDIX A: JUMPERS AND SERIAL DRIVERS LOCATION .....</b>	<b>A-1</b>
<b>APPENDIX B: ON BOARD COMPONENTS DESCRIPTION .....</b>	<b>B-1</b>
<b>APPENDIX C: MOUNTING MODULE DIMENSION .....</b>	<b>C-1</b>
<b>APPENDIX D: ELECTRIC DIAGRAMS .....</b>	<b>D-1</b>
<b>APPENDIX E: ALPHABETICAL INDEX .....</b>	<b>E-1</b>

# FIGURE INDEX

FIGURE 1: BLOCK DIAGRAM .....	5
FIGURE 2: COMPONENTS MAPS (SOLDERING SIDE AND COMPONENTS SIDE) .....	8
FIGURE 3: CN2 - BACK UP EXTERNAL BATTERY CONNECTOR .....	9
FIGURE 4: CN1 - ABACO® I/O BUS CONNECTOR .....	10
FIGURE 5: CN5 - CONNECTOR FOR CPU I/O AND A/D LINES .....	11
FIGURE 6: CN3A- SERIAL RS 232 COMMUNICATION CONNECTOR .....	12
FIGURE 7: I/O LINES CONNECTION DIAGRAM .....	13
FIGURE 8: CN3B - SERIAL RS 422-485 COMMUNICATION CONNECTOR .....	14
FIGURE 9: SERIAL COMMUNICATION DIAGRAM .....	15
FIGURE 10: RS 232 PIN OUT AND CONNECTION EXAMPLE .....	16
FIGURE 11: RS 422 PIN OUT AND POINT TO POINT CONNECTION EXAMPLE .....	16
FIGURE 12: RS 485 PIN OUT AND POINT TO POINT CONNECTION EXAMPLE .....	16
FIGURE 13: RS 485 PIN OUT AND NETWORK CONNECTION EXAMPLE .....	17
FIGURE 14: P1, CONNECTORS, RV1, BT1 AND MEMORIES LOCATION. ....	19
FIGURE 15: JUMPERS SUMMARIZING TABLE .....	20
FIGURE 16: 2 PINS JUMPERS TABLE .....	21
FIGURE 17: 3 PINS JUMPERS TABLE .....	22
FIGURE 18: 5 PINS JUMPER TABLE .....	22
FIGURE 19: CARD PHOTO .....	23
FIGURE 20: JUMPERS LOCATION (COMPONENT AN SOLDERINGSIDE) .....	25
FIGURE 21: MEMORY SELECTION TABLE .....	26
FIGURE 22: I/O ADDRESSES TABLE .....	28
FIGURE 23: MODE 1 MEMORY CONFIGURATION .....	29
FIGURE 24: MODE 2 MEMORY CONFIGURATION .....	30
FIGURE 25: MODE 3 MEMORY CONFIGURATION .....	31
FIGURE 26: MODE 4 MEMORY CONFIGURATION .....	32
FIGURE 27: GPC®114 AVAILABLE CONNECTIONS DIAGRAM .....	39
FIGURE 28: MEMORY SETTINGS JUMPERS LOCATION .....	A-1
FIGURE 29: SERIAL COMMUNICATION JUMPERS LOCATION .....	A-2
FIGURE 30: SERIAL COMMUNICATION DRIVERS LOCATION .....	A-3
FIGURE 31: MODULE DIMENSION FOR PIGGY-BACK MOUNTING .....	C-1
FIGURE 32: PPI EXPANSION ELECTRIC DIAGRAM .....	D-1
FIGURE 33: SPA-03 ELECTRIC DIAGRAM .....	D-2
FIGURE 34: QTP-16P ELECTRIC DIAGRAM .....	D-3
FIGURE 35: QTP-24P ELECTRIC DIAGRAM 1/2 .....	D-4
FIGURE 36: QTP-24P ELECTRIC DIAGRAM 2/2 .....	D-5
FIGURE 37: IAC-01 ELECTRIC DIAGRAM .....	D-6
FIGURE 38: I/O EXAMPLE ELECTRIC DIAGRAM .....	D-7
FIGURE 39: BUS INTERFACE ELECTRIC DIAGRAM .....	D-8





## INTRODUCTION

The use of these devices has turned - IN EXCLUSIVE WAY - to specialized personnel.

The purpose of this handbook is to give the necessary information to the cognizant and sure use of the products. They are the result of a continual and systematic elaboration of data and technical tests saved and validated from the manufacturer, related to the inside modes of certainty and quality of the information.

The reported data are destined- IN EXCLUSIVE WAY- to specialized users, that can interact with the devices in safety conditions for the persons, for the machine and for the environment, impersonating an elementary diagnostic of breakdowns and of malfunction conditions by performing simple functional verify operations , in the height respect of the actual safety and health norms.

The informations for the installation, the assemblage, the dismantlement, the handling, the adjustment, the reparation and the contingent accessories, devices etc. installation are destined - and then executable - always and in exclusive way from specialized warned and educated personnel, or directly from the TECHNICAL AUTHORIZED ASSISTANCE, in the height respect of the manufacturer recommendations and the actual safety and health norms.

The devices can't be used outside a box. The user must always insert the cards in a container that respect the actual safety normative. The protection of this container is not threshold to the only atmospheric agents, but specially to mechanic, electric, magnetic, etc. ones.

To be on good terms with the products, is necessary guarantee legibility and conservation of the manual, also for future references. In case of deterioration or more easily for technical updates, consult the AUTHORIZED TECHNICAL ASSISTANCE directly.

To prevent problems during card utilization, it is a good practice to read carefully all the informations of this manual. After this reading, the user can use the general index and the alphabetical index, respectly at the begining and at the end of the manual, to find information in a faster and more easy way.

## CARD VERSION

The present handbook is reported to the GPC® 114 card release **100997** and later. The validity of the bring informations is subordinate to the number of the card release. The user must always verify the correct correspondence among the two denotations. On the card the release number is present in more points both board printed diagram (serigraph) and printed circuit (for example near resistor R2 and diod D2 on the component side).

## GENERAL FEATURES

**GPC® 114** board is a powerful control **low cost** module capable of operating in stand alone mode or as an intelligent peripheral, and/or remoted, in a wider telecontrol or aquisition network. It is part of the **CPU Serie 4**, in **BLOCK** format, as low as 100x50 mm size.

The **GPC® 114** module can be secured in a plastic mount for connection to **Omega** rails **DIN 46277-1** and **DIN 46277-2**, thereby dispensing with the need of a rack and allowing a less costly mounting direct to the electrical control panel. Thanks to this small size, the **GPC® 324** put into the same plastic rails that contains the peripheral I/O, i.e **ZBR 84**, forms an unique **BLOCK** element. The **GPC® 324** can also be mounted as a macro CPU module on a peripheral card of the end user, in **Piggy Back** (stack through) mode.

At present there are some development software tools which allow the card to be used as development system of itself both in asselmbler and evolved languages. Noteworthy among these are the development tools as the **C compilers**, the **FORTH**, many different **Real-Time** and the handy **BASIC 11**.

The **BASIC 11** affords truly notable debug facilities, and allows to program directly the on board **EEPROM** with the user program.

This card it is also equipped with a serie of helpful **ABACO®** standard pin out connectors. Thanks to these connectors it is very easy to be interfaced to the field by using **BLOCK I/O** modules or adopting any user's card duly designed for this purpose.

For getting a quick prototype, cards such as **SPA 03** and **SPA 04** on which it is possible to mount the **GPC® 324** in **Piggy Back** mode, are used. The presence on board of the **ABACO® I/O BUS** connector, allows to drive directly I/O cards as: **ZBR 84**, **ZBR 168**, **ZBR 246**, **ZBR 324**, **ZBT 84**, **ZBT 168**, **ZBT 246**, **ZBT 324** and so on, and through **ABB 03**, **ABB 05** it is possible to manage all the peripheral cards available on **Abaco® BUS**.

- Intelligent Modul of the **Abaco® BLOCK** serie, 100x50 mm size
- Optional plastic mount for connection to **DIN 46277-1** and **DIN 46277-2**  $\Omega$  rails
- **CPU 68HC11A1**, with **8 MHz** crystal
- Maximun memory addressing space 64KBytes
- 32K RAM and sockets for 32K EPROM and 32K EPROM, EEPROM or RAM
- **Back-up** circuit for **32K RAM**, through external **LITHIUM** battery
- Sophisticated circuit to configure the resources mapping by simply moving two jumpers
- 512 Bytes **E<sup>2</sup>** microprocessor inside
- **INT** generation capable, **LITHIUM** battery backed **RTC 71421A** real-time clock
- 8 channels of **8 Bits A/D** converter, 12  $\mu$ s, +2,5 V full range
- 10 TTL I/O lines software setttable; jumper for RUN/DEBUG Mode
- Three 16 bits Timer-Input-Capture; five 16 bits Timer Compare Output Registers
- One 8 bits Pulse Accumulator Circuit
- Software setttable **Watch-Dog**
- One serial line in **RS232** or RS422 or RS485
- One Enhanced NRZ Serial Communication Interface (SCI)
- **Abaco® I/O BUS** 26 pins expansion connector
- 20 pins standard **I/O** connector
- Easily selectable **Wait-Mode**, **Stop-Mode**
- Only one external power supply +5 Vdc, 88 mA
- On-board logic protected against transients by **TransZorb™**
- Wide range of development software available: **Monitor**, **Debugger**, **Assembler**, **GET 11** and **Interpreted BASIC**, **FORTH**, **C Compiler**, **HTC-11**, **Kernel**, **Control PASCAL** etc.

## CPU

The **GPC® 114** board is designed to use the MC68HC11A1 microprocessor produced by MOTOROLA, which has the following features:

- no ROM, no EPROM
- 8 bits processor
- 512 bytes EEPROM
- 256 bytes internal RAM
- 16 digital I/O lines
- 8 channels of 8 bits A/D converter
- 1 serial communication line
- 1 16 bits timer counter
- 1 software manageable Watch Dog
- Internal Buffalo Software, connect JS5 and open JS20

For further informations, please refer to specific documentation of the manufacturing company.

## CLOCK DEVICE

On **GPC® 114** there is a proper 8 MHz crystal to generate the clock signal for the microprocessor. This frequency is divided to obtain the 2 MHz CPU clock speed, so all the timing calculations must be based on this value

## SERIAL COMMUNICATION

Serial communication is completely software settable both for protocol and for speed which can be as high as 125 KBaud.

By hardware the serial line can be buffered in three different electrical protocols: **RS 232**, **RS 422** or **RS 485**, through some on board jumpers.

## POWER SUPPLY

The card must be powered only with **+5 Vdc through the pin 25 (GND) and pin 26 (+5Vdc) of the CN1 connector**. The power supply circuit generates all the necessary voltages for the card and it is designed for reducing the consumption (the microprocessor power down and idle mode are available) and for increasing the electrical noise immunity. Remember that on board there is a protection circuit against voltage peaks by **TransZorb™**.

## CONTROL LOGIC

The addresses of all peripheral device's registers and of memory devices on **GPC® 114** are assigned from a specific control logic that allocates all these devices in the microprocessor addressing space. For further information please refer to chapter "ADDRESSES AND MAPS" of this manual.

## MEMORY DEVICES

On the card can be monted 64K bytes of memory divided with a maximum of 32K EPROM, 32K RAM, 32K RAM/EEPROM/EPROM. The **GPC® 114** memory configuration must be chosen considering the application to realize or the specific requirements of the user. Normally the card is equipped with 32K byte of static RAM and all different configurations must be specified from the user, at the moment of the order, see figure 14.

With the on board back up circuit there is the possibility to keep the 32K RAM data (IC7), also when power supply is failed; in this way the card is always able to maintain parameters, logged data, system status and configuration, etc. without using expensive external UPS. The back-up circuit is supplied by a on-board lithium battery or an external battery to be connected to a specific connector. If the amount of backed RAM is insufficient (i.e.: for a data login system) the user is still allowed to use backed RAM modules and/or EEPROM modules.

The addressing of memory devices is controlled by a specific control logic, that provides to allocate the devices in the microprocessor address space, this control logic automatically manages the different addressing mode and it satisfies the requests of each **GPC® 114** software tools.

For further information about memory configuration, sockets description and jumpers connection, please refer to "ADDRESSES AND MAPS" and "PERIPHERAL DEVICES SOFTWARE DESCRIPTION" chapters and to "MEMORY SELECTION" paragraph for detailed informations about sockets to use and jumpers configuration.

## ABACO® I/O BUS

One of the most important features of **GPC® 324** is its possibility to be interfaced to industrial **ABACO® I/O BUS**. Thanks to its standard **ABACO® I/O BUS** connector, the card can be connected to some of the numerous **grifo®** boards, both intelligent and not. For example the user can directly use cards for analog signals acquisition (A/D like **ABC 04** or **ABB 08**), cards for analog signals generation (D/A), cards for digital I/O signals management, cards with timers and counters, cards for temperature controls, etc. also custom boards designed to satisfy specific needs of the end user. Using **ABB 03** or **ABB 05** mother boards it is possible manage all the BUS **ABACO®** single EURO cards. So **GPC® 114** becomes the right component for each industrial automation system, in fact **ABACO® I/O BUS** makes the card easily expandable with the best price/performance ratio.

## RESET CONTACT

P1 reset contact of the **GPC® 114** board allows the user to reset the board and restarting it in a general clearing condition. The main purpose of this contact is to come out of infinite loop conditions, useful especially during debug or to grant a particular initial stat. Please see figure 14 for an easy localization of this contact




FIGURE 1: BLOCK DIAGRAM

## PERIPHERAL DEVICES

**GPC® 114** is the right card to solve many control problems in automation fields, in fact it is equipped with some peripheral components that facilitate the connection and the management of external system like probes, switches, relays, motor controllers, etc. These peripherals are:

- **SCI**: it is a microprocessor peripheral device that manages serial communication with any other system provided of RS 232, RS 422, RS 485 or current loop serial line. By software the user can set baud rate, length of character, stop bit number, parity and handshake through a simple programming of internal microprocessor registers.

Howere the baud rate is function of the clock frequency being used.

- **A/D converter**: it is a CPU internal peripheral device that converts 8 different analog signals with 8 bits resolution. By software the user selects the channel to convert, starts the conversion and controls the end of conversion, through programming of microprocessor internal registers. It is possible to simplify the management of A/D conversion in all its parts by using softawre tools designed for this goal. The analog voltage input can be in the range 0÷2,490V.

- **COP**: CPU internal device which resets at prefixed time intervals the CPU itself if not retrigged. It works quite like a watch dog. The time intervals and the enabling of this device are software settable.

- **Real Time Clock 72421**: makes available to the CPU the time (hours, minutes, seconds) and the calendar (day, month, year,day of the week).

- **EEPROM**: a very useful CPU internal device which can hold up to 512 bytes of data without stealing space to the battery backed RAM. The reliability of this storage device is one of the highest.

For further informations about peripheral device please refer to the technical documentation of the manufacturing company.

## I/O INTERFACE

By CN5 ( **I/O** standard connector) the **GPC® 114** board can be connected to any of the numerous **grifo®** boards compliant to the same pinout. There is a whole serie of modules of great intrest for their capability to solve problems of on-the-field interfacing like **XBY R4**, **OBI 01**, **OBI P8**, etc. These modules come with a complete dotation of resources to manage opto-isolated inputs and relais or transistor driven outputs. For the installation, these interfaces need just the employ of a 20-pins flat cable, which can also carry power supplies, while thier software management can be made through the tools provided with all the software packages available for the **GPC® 114** board.

## TECHNICAL FEATURES

### GENERAL FEATURES

**Devices:**

- 16 software programmable TTL Input/Output
- 1 16 bit Timer Counter
- 1 bidirectional RS 232 or RS 422-RS 485 serial line
- 1 Watch Dog
- 8 Lines of A/D converter
- 1 Real Time Clock
- 1 Local reset contact
- 1 Software readable user input (J5)
- 1 Abaco® I/O BUS expansion connector

**Memory:**

- IC 3: EPROM 32K x 8
- IC 6: RAM 32K x 8 SMD
- IC 4: RAM/EEPROM//EPROM 8K x 8 or 32K x 8

**CPU:** Motorola 68HC11A1 (M6801 Family)

**Clock frequency:** 8 MHz

**A/D Resolution:** 8 bits

**A/D Conversion Time:** 12  $\mu$ s

### PHYSICAL FEATURES

**Size:**

- 100 x 50 x 25 mm (without plastic container)
- 110 x 60 x 60 mm (with plastic container)

**Weight:**

- 74 g. (without plastic container)
- 134 g (with plastic container)

**Connectors:**

- CN1: 25 pins, male, vertical, low profile connector
- CN2: 2 pins, male, vertical, connector
- CN3A: 6 pins PLUG connector
- CN3B: 6 pins PLUG connector
- CN5: 20 pins, male, vertical, low profile connector

**Temperature range:** from 0 to 50 Centigrad degrees


**Relative humidity:** 20% up to 90% (without condense)

**Watch Dog reset time**

- 1049 msec (long time)
- 16,384 msec (short time)

**ELECTRIC FEATURES**

- Power supply voltage:** +5 Vdc
- Consumption on 5 Vdc:** 88 mA
- On board back up battery:** 3,0 Vdc; 180 mAh
- Back up external battery:** 3,6÷5 Vdc
- Back up current:** 15µ A
- Analog voltage inputs:** 0÷2,49 V; 0÷5,00 V
- Analog inputs impedance:** 10 KΩ
- RS 422, RS 485 line termination:**
  - Line termination resistance= 120 Ω
  - Positive pull-up resistance = 3,3 KΩ
  - Negative pull-up resistance= 3,3 KΩ



**FIGURE 2: COMPONENTS MAPS (SOLDERING SIDE AND COMPONENTS SIDE)**



## INSTALLATION


In this chapter there are the information for a right installation and correct use of the card. The user can find the location and functions of each connectors, jumpers and some explanatory diagrams.

### CONNECTIONS

The **GPC®114** module has 6 connectors that can be linkeded to other devices or directly to the field, according to system requirements. In this paragraph there are connectors pin out, a short signals description (including the signals direction) and connectors location (see figure 14).

#### **CN2 - BACK UP EXTERNAL BATTERY CONNECTOR**

CN2 is a 2 pins, vertical, male connector with 2,54mm pitch. Through CN2 the user can connect an external battery for IC6 RAM and IC9 RTC back up when the power supply is switched off (for further information please refer to chapter "BACK UP")..



**FIGURE 3: CN2 - BACK UP EXTERNAL BATTERY CONNECTOR**

Signals description:

<b>+Vbat</b>	=	I	- Back up external battery positive pin
<b>GND</b>	=		- Back up external battery negative pin

## CN1 - ABACO® I/O BUS CONNECTOR

CN1 is a 26 pins, male, vertical, low profile connector with 2,54mm pitch.

Through CN1 the card can be connected to some of the numerous **grifo**® boards, both intelligent and not. All this connector signals are at TTL level.





FIGURE 4: CN1 - ABACO® I/O BUS CONNECTOR

Signals description:

<b>A0-A7</b>	=	O	- Address BUS.
<b>D0-D7</b>	=	I/O	- Data BUS.
<b>/INT</b>	=	I	- Interrupt request (open collector type).
<b>/NMI</b>	=	I	- Non maskable interrupt.
<b>/IORQ</b>	=	O	- Input output request.
<b>/RD</b>	=	O	- Read cycle status.
<b>/WR</b>	=	O	- Write cycle status.
<b>/RESET</b>	=	O	- Reset.
<b>+5 Vdc</b>	=	I/O	- +5 Vdc power supply.
<b>GND</b>	=		- Ground signal.
<b>N.C.</b>	=		- Not connected.

**CN5 - CONNECTOR FOR CPU I/O AND A/D LINES**

CN5 is a 20 pins, male, vertical, low profile connector with 2,54 mm pitch. CN5 makes the connections between the CPU A , D and E ports and the external world. Please remember that port E lines have a double functionality; they can be use both as port E digital inputs/outputs or as 8 analog input lines of A/D converter.



**FIGURE 5: CN5 - CONNECTOR FOR CPU I/O AND A/D LINES**

Signals description:


- PA.n** = I/O - n-th CPU port A digital line.
- PD.n** = I/O - n-th CPU port D digital line.
- ADCn/PE.n** = I - n-th CPU port E digital line or n-th A/D analog input.
- GND** = - Analog and digital ground signal;.
- +5 Vdc** = O - +5 Vdc power supply.

## CN3A - RS 232 SERIAL LINE CONNECTOR

CN3A is a 6 pins, female PLUG connector for serial communication. The two handshake signals are simulated by two CPU pins: CTS is simulated by pin 23 ( P D.3) while RTS is simulated by pin 22 ( P D.2).

Placing of the signal has been designed to reduce interference and electrical noise and to simplify connections with other systems, while the electric protocol follows the CCITT normative.

If you purchase CCR plug 9 or 25 pins cable, to maintain compatibility to other boards, please note that 9 pins cable has RTS connected to pin 6 (DSR ), CTS connected to pin 4 (DTR ). 25 pins cable has RTS connected to pin 6 (DSR ), CTS connected to pin 20 (DTR ).



**FIGURE 6: CN3A- SERIAL RS 232 COMMUNICATION CONNECTOR**

Signals description:

<b>RxD RS 232</b>	=	I	-	RS 232 Receive Data.
<b>TxD RS 232</b>	=	O	-	RS 232 Transmit Data.
<b>CTS RS 232</b>	=	I	-	Clear To Send.
<b>RTS RS 232</b>	=	O	-	Request To Send.
<b>+5 Vdc/GND</b>	=		-	+5 Vdc power supply or ground signal
<b>GND</b>	=		-	Ground signal




FIGURE 7: I/O LINES CONNECTION DIAGRAM

## CN3B - RS 422-RS 485 SERIAL LINE CONNECTOR

CN3A is a 6 pins, female PLUG connector for serial RS 422-485 communication. Placing of the signal has been designed to reduce interference and electrical noise and to simplify connections with other systems, while the electric protocol follows the CCITT normative.




FIGURE 8: CN3B - SERIAL RS 422-485 COMMUNICATION CONNECTOR

Signals description:

<b>RX- RS 422-485</b>	=	I	-	Receive Data Negative: negative line for RS 422-485 serial differential receive.
<b>RX+ RS 422-485</b>	=	I	-	Receive Data Positive: positive line for RS 422-485 serial differential receive.
<b>TX- RS 422</b>	=	O	-	Transmit Data Negative: negative line for RS 422-485 serial differential transmit.
<b>TX+ RS 422</b>	=	O	-	Transmit Data Positive: positive line for RS 422-485 serial differential transmit.
<b>+5 Vdc/GND</b>	=		-	+5 Vcc power supply or ground signal
<b>GND</b>	=		-	Ground signal




FIGURE 9: SERIAL COMMUNICATION DIAGRAM




FIGURE 10: RS 232 PIN OUT AND CONNECTION EXAMPLE




FIGURE 11: RS 422 PIN OUT AND POINT TO POINT CONNECTION EXAMPLE




FIGURE 12: RS 485 PIN OUT AND POINT TO POINT CONNECTION EXAMPLE






FIGURE 13: RS 485 PIN OUT AND NETWORK CONNECTION EXAMPLE

## I/O CONNECTION

To prevent possible connecting problems between **GPC® 114** and the external systems, the user has to read carefully the information of the previous paragraphs and he must follow these instructions:

- For RS 232 communication signals the user must follow the standard rules of these protocols.
- For all TTL signals the user must follow the rules of this electric standard. The connected digital signal must be always referred to card digital ground. For TTL signals, the 0 Vdc level corresponds to logic state "0", while 5Vdc level corresponds to logic state "1".
- The analog inputs (A/D section) must be connected to low impedance signals and with the ranges: 0÷2,4900 Vdc or 0÷5,00 00Vdc (Vref).

## TRIMMERS AND CALIBRATION

On **GPC® 114** is available a trimmer, named **RV1**, that calibrates the Vref voltage of the A/D converter section.

The **GPC® 114** is subjected to a careful test that verifies and calibrates all the card sections. The calibration is executed in laboratory, with a +20 C° room temperature, following these steps:

- The A/D voltage reference (Vref) is calibrated through RV1 trimmer, by using a 5 digits precision multimeter, to a value of +2,4900 Vdc or +5,0000 Vdc.
- The correspondance between the analog input signal and the combination read from A/D is verified. This check is performed with a reference signal connected to A/D inputs and testing that the A/D combination and the theoretic combination differ at maximum of the A/D section errors sum.
- The trimmer is blocked with paint.

The analog interfaces use high precision components that are selected during mounting phase to avoid complicate and long calibration procedures. After the calibration, all the on board trimmer are blocked with paint to maintain calibration also in presence of mechanic stresses (vibrations, movings, delivery, etc.).

The reference voltage generation circuit defines the full scale value for all the 8 analog inputs, between the two available ranges: 0÷2,49 V or 0÷5,00 V. The full scale value must be specified at the moment of the order, in fact it requires different components and different calibration. If not stated, the standard full scale = 2,49 V is provided.

The user must not modify the card calibration, but if thermic drifts, time drifts, etc. make necessary a new calibration, he/she must strictly follow the previous described procedure.

To recognize trimmer and test points location on **GPC® 114**, please refer to figure 19.




FIGURE 14: P1, CONNECTORS, RV1, BT1 AND MEMORIES LOCATION.

## JUMPERS

On GPC® 114 there are 16 jumpers for card configuration. Connecting these jumpers, the user can define for example the memory type and size, the peripheral devices functionality and so on. Below there is the jumpers list, location and function:

NAME	PIN N°	FUNCTION
J1	2	It connects pin 1 of IC9 (RTC) to the CPU interrupt /IRQ line.
J2	3	It selects IC 4 size and memory type.
J3	3	It selects IC 4 memory type.
J4	3	It selects IC 4 memory type.
J5	2	User input ( RUB/DEBUG ).
J6, J7	2	It selects the memory map.
JS1, JS2	2	They connect termination and force circuit to RS 422-485 serial communication protocol.
JS3	3	It selects the connection for pin 1 of CN3A.
JS4	3	It selects the connection for pin 1 of CN3B.
JS9	2	Reserved.
JS14	2	It connects the on-board battery BT1 to the back-up circuit.
JS15	5	It selects the direction and operating mode for RS 422-485 serial communication line.
JS5, JS20	2	They select the CPU operating mode.

**FIGURE 15: JUMPERS SUMMARIZING TABLE**

The following tables describe all the right connections of GPC® 114 jumpers with their relative functions. To recognize these valid connections, please refer to the board printed diagram (serigraph) or to figure 2 of this manual, where the pins numeration is listed; for recognizing jumpers location, please refer to figure 25.

## 2 PINS JUMPERS

For a correct use of JS5 and JS20 jumpers, please refer to the microcontroller technical manual. The microcontroller supports four operating modalities, when consulting its documentation remember that JS20, if connected, sets the CPU pin 2 (MODB) to "0", while JS5, if connected, sets the CPU pin 3 (MODA) to "0".

JUMPER	CONNECTION	FUNCTION	DEF.
J1	not connected	It does not connect STD signal (pin 1) of RTC IC9, to the CPU IC1 /IRQ signal.	*
	connected	It connects STD signal (pin 1) of RTC IC9, to the CPU IC1 /IRQ signal.	
JS1, JS2	not connected	They do not connect termination and forcing circuits to the RS 422-485 serial communication line.	*
	connected	They connect termination and forcing circuits to the RS 422-485 serial communication line.	
JS5	not connected	MODA:it selects the logic level "1" (pin3).	*
	connected	MODA:it selects the logic level "0" (pin3).	
JS9	connected	Reserved.	*
JS14	not connected	It does not connect the on-board battery BT1 to the back-up circuit.	*
	connected	It connects the on-board battery BT1 to the back-up circuit.	
JS20	not connected	MODB: it selects the logic level "1" (pin2).	*
	connected	MODB:it selects the logic level "0" (pin2).	

**FIGURE 16: 2 PINS JUMPERS TABLE**

The "\*" used in the following tables, denotes the default connection, or on the other hand the connection set up at the end of testing phase, that is the configuration the user receives.

If you Connect JS5 by soldering, on the next power-on the 68HC11A1 built-in ROM BUFFALO monitor debugger is automatically run. An RS232 9600 baud (for 8 MHz crystals) serial connection and a communication program like GET11 (available also on the web) are enough to use it.

### 3 PINS JUMPERS

JUMPER	CONNECTION	FUNCTION	DEF.
J2	position 1-2	It configures IC4 for 32K RAM/EEPROM/EPROM.	*
	position 2-3	It configures IC4 for 8K RAM/EEPROM .	
	Not connected	It configures IC4 for 8K EPROM.	
J3	position 1-2	It configures IC4 for EPROM	*
	position 2-3	It configures IC4 for 32K RAM/EEPROM.	
	Not connected	It configures IC4 for 8 K RAM/EEPROM.	
J4	position 1-2	It configures IC4 for EPROM.	*
	position 2-3	It configures IC4 for RAM/EEPROM.	
JS3	position 1-2	It connects pin 1 of CN3A to GND.	*
	position 2-3	It connectspin 1 of CN3A to +5 Vcc.	
JS4	position 1-2	It connects pin 1 of CN3B to GND.	*
	position 2-3	It connects pin 1 ofCN3B to +5 Vcc.	

**FIGURE 17: 3 PINS JUMPERS TABLE**

The "\*" used in the following tables, denotes the default connection, or on the other hand the connection set up at the end of testing phase, that is the configuration the user receives.

### 5 PINS JUMPER

JUMPER	CONNECTION	FUNCTION	DEF.
JS15	position 1-2 and 3-4	It configures serial line communication for RS 485 electric standard (2 wires).	
	position 2-3 and 4-5	It configures serial line communication for RS 485 electric standard (4wires).	

**FIGURE 18: 5 PINS JUMPER TABLE**

The "\*" used in the following tables, denotes the default connection, or on the other hand the connection set up at the end of testing phase, that is the configuration the user receives.

### NOTE

In the following chapters there are some detailed explanations of card settings and a description of the right procedures to perform these settings.

## INTERRUPTS MANAGEMENT

One of the most important **GPC® 114** features is the powerful interrupts management. Here is a short description of how the board's hardware interrupt signals can be managed; a more complete description of the hardware interrupts can be found in the microprocessor data sheets.

- /INT **RTC** by STD (J1) -> it generates an interrupt signal on the CPU pin 19 (/IRQ).
- /INT **ABACO®** I/O BUS -> it generates an interrupt signal on the CPU pin 19 (/IRQ).
- /NMI **ABACO®** I/O BUS -> it generates an interrupt signal on the CPU pin 18 (XIRQ).

Of course also the microprocessor inside resources can generate interrupts and should be considered in addition to the above mentioned ones.



FIGURE 19: CARD PHOTO

## SERIAL COMMUNICATION SELECTION

An asynchronous serial line is available on **GPC® 114** and it can be buffered in RS 232, RS 422, RS 485 or current loop. By hardware can be selected which one of these electric standards is used, through jumpers connection (as described in the previous tables) and drivers installation. By software the serial line can be programmed to operate with all the standard physical protocols, in fact the bits per character, parity, stop bits and baud rates can be decided by setting oportunes CPU internal registers. In the following paragraphs there are all the informations on serial communication configurations; please note that jumers which are not metioned below do not affect the serial communication whatever their configuration is.

### - RS 232 SERIAL LINE

MAX 232 serial driver must be installed on IC10, while on IC11, IC12, no driver must be installed..

### - RS 485 SERIAL LINE

SN75176 serial driver must be installed on IC12, while no driver must be installed on IC 10. Jumper J5 must be connected in position 2-3 and 4-5. With DIR signal, the user can select by software the line direction, pins 4 and 5 of CN3B become transmission or reception lines, according the status of DIR signal (0=low=reception, 1=high=transmission). This kind of serial communication cab be used for multi-point connections, in addition it is possible to listen to own transmission, so the user is allowed to verify the succes of transmission. In fact, any conflict on the linecan be recognized by testing the received character after each transmission.

### - RS 422 SERIAL LINE

SN75176 serial drivers musrt be installed on IC11 and IC12 while no driver must be installed on IC10. Jumper J5 must be connected in position 1-2 and 3-4.DIR signal can be kept always high (active transmittre) for point-to-point connections, while for multi-point connections the transmitter must be activetd only before the transmission (DIR =1=high=transmitter actived).

If using the RS 422-485 serial line, it is possible to connect the terminating and forcing circuit on the line by using JS1 and JS2. This circuit must be always connected in case of point-to-point connections, while in case of multi-point connections it must be connected olny in the fareset boards, that is on the edges of the commmunication line.

To easily locate of jumpers and serial drivers please refer to appendix A.






FIGURE 20: JUMPERS LOCATION (COMPONENT AND SOLDERING SIDE)

## MEMORY SELECTION

On **GPC® 114** can be mounted up to 64K bytes of memory divided in several configurations, as described in the following table:

IC	DEVICE	SIZE	JUMPER CONFIGURATION
4	RAM/EEPROM	8K Bytes	J2 in 2-3; J3 not connected; J4 in 2-3
	RAM/EEPROM	32K Bytes	J2 in 1-2; J3 in 2-3; J4 in 2-3
	EPROM	8K Bytes	J2 not connected; J3 in 1-2; J4 in 1-2
	EPROM	32K Bytes	J2 in 1-2; J3 in 1-2; J4 in 1-2
6	RAM	32K Bytes	
3	EPROM	32K Bytes	

**FIGURE 21: MEMORY SELECTION TABLE**

To determine the name of the memory devices that can be mounted, please refer to the manufacturer documentation. The IC4 RAM modules, can be backed if requested.

## BACK UP

**GPC® 114** has an on-board lithium battery BT1 for the back up of RAM and RTC content when power supply is switched off. Jumper JS14 connects physically the battery so it can be disconnected to save its duration whenever back-up is not needed. By CN2 connector it is possible to connect an external battery: configuration of jumper JS14 does not affect the working of this battery and it can replace BT1 completely.

Please refer to the paragraph “ELECTRIC FEATURES” to choose the type of the external back-up battery, to easily locate see see figure 19.

## SOFTWARE

A wide selection of software development tools can be obtained, allowing use of the module as a system for its own development, both in assembler and in other high level languages; in this way the user can easily develop all the requested application programs in a very short time. Generally all software packages available for the mounted 68HC11 microprocessor can be used.

**KERNEL:** complete development tools for real time, control and data acquisition system. The software tools is saved on EPROM, while the developed application program can be either in RAM (debug phase) or EPROM (final installation). It works with an external communication program, executed on standard personal computer, connected through RS 232 serial line. The software tools is provided of standard function library.

**BUFFALO:** monitor debugger program able to work in all the 68HC11 operating modes and it can load and debug each code written for this microprocessor family. It is provided of the standard commands available on hardware in circuit emulator and requires only an external P.C. connected through a serial line. BUFFALO is supplied on EPROM and floppy disk.

( Memory Configuration 1 )

**ROM BUFFALO:** it has the same features of BUFFALO but it is available only on 68HC11A1 microprocessor, in fact it is saved on its internal ROM. It can be activated by acting on jumpers JS5 and JS20, please see figure 16 on page 25.

**CONTROL PASCAL:** it is a cross compiler that uses a subset of PASCAL instructions, capables to generate code for **GPC® 114**. It is a powerful software tool that includes editor, PASCAL compiler and assembler executed on standard personal computer. The obtained code can be executed directly on the card thanks to a proper interactive program, saved on EPROM, that includes a run time module too. ( Memory Configuration 4 )

**C I.A.S.:** it is a C cross compiler, capables to generate code for **GPC® 114**. It is a powerful software tool that includes editor, translator, C compiler and assembler executed on standard personal computer. The obtained code can be executed directly on the card thanks to a proper interactive program, saved on EPROM, that includes a run time module too. Inside the software tools there are a complete list of library functions that manage the card resource.

**BASIC 11:** complete development tools for MCS BASIC (interpreted BASIC language for industrial application). It needs a personal computer for console and program saving operations, while the debug, test and program operations are performed on the card. Special instructions which manage the on board peripheral devices have been added. ( Memory Configuration 1 )

**HI TECH C:** cross compiler for C source program. It is a powerful software tool that includes editor, C compiler, assembler, optimizer, linker, library, project manager, and remote symbolic debugger, in one easy to use integrated development environment for DOS. Library source are included and floating point is supported. ( Memory Configuration 4 )

**ICC 11:** cross compiler for C source program. It is a powerful software tool that includes editor, C compiler, assembler, linker, library, simulator and remote symbolic debugger (when coupled with NOICE11), included in an easy to use integrated development environment for Windows. Library source are included and floating point is supported. ( Memory Configuration 4 )

**NO ICE 11:** It is a personal computer hosted debugger consists of a target specific DOS program, NOICExxx.EXE, and a target resident monitor program. The two programs communicate via RS 232. NOICE includes: source level debug; a disassembler; a file viewer; memory display and editing; a virtually unlimited number of breakpoints; hardware free single step; definition of symbols; the ability to record and play back files of commands; on line help. If matched with the ICC11 software packet, the single step interactive execution of "C" source is possible. ( Memory Configuration 1 )

**DDS MICRO C 11:** low cost cross compiler for C source program. It is a powerful software tool that includes editor, C compiler, assembler, optimizer, linker, library, and remote debugger, in one easy to use integrated development environment. There are also included the library sources and many utilities programs; floating point is not supported. ( Memory Configuration 4 )

## ADDRESSES AND MAPS

### INTRODUCTION

In this chapter are reported all information about card use, related to hardware and software. For example, the registers addresses and the memory allocation are described below.

### ON BOARD RESOURCES ALLOCATION

The card devices addresses are managed by a specific control logic, realized with programmable logic devices. This control logic allocates RAM, EPROM and peripheral devices in a comfortable way for the user. The control logic is able to manage separately Input/Output peripherals and on board memory, wholly in a 64KBytes allocation space. By connecting opportunely some jumpers (J2, J3, J4, J6, J7) the user can define memory sizes and their addressing.

The on board mapped devices are:

- 32K Bytes EPROM on IC 3
- 32K Bytes RAM soldered in IC 6
- Up to 32K Bytes RAM/EEPROM/EPROM on IC 8
- **Abaco® I/O BUS**
- RTC 72421 IC9 ( RUN/DEBUG by acting on J5).

These devices occupy the addresses reported in the following paragraphs and can't be reallocated to any other address, please see figure figura 14 to easily locate them.

### I/O ADDRESSES

Memory areas totalizing 256 addresses (128 used for **Abaco® I/O BUS**, 32 bytes for RTC and 32 bytes for ECS1 chip enable) from the 64K bytes total area CPUmanageable are reserved for I/O. In the table below the register names, their addresses, their access type and short descriptions of their meaning are reported

DEVICE	REGISTER	ADDRESS	R/W	MEANING
Abaco® I/O BUS	/ECS1	B800H÷B83FH	R/W	I/O BUS addresses, conf. 1, 2, 3.
	I/O BUS	B840H÷B8BFH	R/W	
RTC IC9 , J5	16 Reg.	B8C0H÷B8FFH	R/W	Device management registers, memory configurations 1,2,3.
Abaco® I/O BUS	/ECS1	7F00H÷7F3FH	R/W	I/O BUS addresses, map 4 .
	I/O BUS	7F40H÷7FBFH	R/W	
RTC IC9 , J5	16 Reg.	7FC0H÷7FFFH	R/W	Device management registers, memory configuration 4.

**FIGURE 22: I/O ADDRESSES TABLE**

For further informations about the above registers, please refer to the next chapter “PERIPHERIAL DEVICES SOFTWARE DESCRIPTION”.

**MEMORY ADDRESSES**

The board supports 4 different memory configurations.

On the GPC® 114 four different memory configurations can be used. The configuration must be selected with J6 and J7, both according to used software tools and user requests and/or application features. It is possible to locate the CPU registers in the unused zones during the first 64 clock cycles. Please remember that binary configuration of J6-J7 equals to the number of memory configuration.

**CONFIGURATION 1**




FIGURE 23: MODE 1 MEMORY CONFIGURATION

**Jumpers connection: J6 CONNECTED; J7 CONNECTED**

CONFIGURATION 2




FIGURE 24: MODE 2 MEMORY CONFIGURATION

Jumpers connection: J6 NOT CONNECTED; J7 CONNECTED

CONFIGURATION 3




FIGURE 25: MODE 3 MEMORY CONFIGURATION

Jumpers configuration: J6 CONNECTED; J7 NOT CONNECTED

CONFIGURATION 4




FIGURE 26: MODE 4 MEMORY CONFIGURATION

Jumpers configuration: J6 NOT CONNECTED; J7 NOT CONNECTED



## PERIPHERAL DEVICES SOFTWARE DESCRIPTION

In the previous paragraphs are described the external registers addresses, while in this one there is a specific description of registers meaning and function (please refer to figure 22, for the registers names). For microprocessor internal peripheral devices, not described in this paragraph, or for further information, please refer to manufacturing company documentation.

### **JUMPER J5 USER INPUT**

The J5 configuration jumper installed on the **GPC® 114** board can be acquired simply by making a read operation from any of the **RTC** registers and masking bit D7. The value is in complemented logic, this means that the connected jumper gives a logic value "0" while if the jumper is disconnected the logic value read will be "1".

This jumper switches between the **RUN** (not connected) or the **DEBUG** (connected) mode, a feature used by some **grifo®** software tools.

### **RTC 72421**

This peripheral is allocated in 16 consecutives I/O addresses ( actually 32 addresses are assigned, but the 16 are duplicated ) 3 of which correspond to status registres while the remaining 13 are for datas. Data registers are used both for read operations (of the current time) and write operations (to initialize the clock datas) just like the status registers which are used to program the operative mode of the peripheral and to acquire it. Here follows a list of the RTC registers' names and meanings:

S1	- Units of seconds	- 4 least significant bits of S1(3-0)
S10	- Decines of secondi	- 3 least significant bits of S10(2-0)
MI1	- Units of minutes	- 4 least significant bits of MI1(3-0)
MI10	- Decines of minutes	- 3 least significant bits of MI10(2-0)
H1	- Units of hours	- 4 least significant bits of H1(3-0)
H10	- Decines of hours	- 2 least significant bits of H10(1-0)
	The third bit of H10(2) indicates AM/PM	
G1	- Units of day number	- 4 least significant bits of D1(3-0)
G10	- Decines of day number	- 2 least significant bits of D10(1-0)
ME1	- Units of month	- 4 least significant bits of MO1(3-0)
ME10	- Decines of month	- 1 least significant bit of MO10(0)
A1	- Units of year	- 4 least significant bits of Y1(3-0)
A10	- Decines of year	- 4 least significant bits of Y10(3-0)
GS	- Day of the week	- 3 least significant bits of W(2-0)

For this last register the three least significant bits mean:

GS2	GS1	GS0	
0	0	0	Sunday
0	0	1	Monday
0	1	0	Tuesday
0	1	1	Wednesday
1	0	0	Thursday
1	0	1	Friday
1	1	0	Saturday

The meaning of the three control registers is:

bit 7 6 5 4 3 2 1 0

**REG D = NU NU NU NU 30S IF B H**

where:

NU = Not used

30S = If high (1) it allows a 30 seconds correction of the time.

IF = Indicates if the internal counter is activated or if an interruption has occurred:

1 -> interruption and viceversa.

B = Indicates whether R/W operations can be performed on the registers: 1 -> operations are not permitted.

H = If high (1) it stores the written time.

bit 7 6 5 4 3 2 1 0

**REG E = NU NU NU NU T1 T0 I M**

where:

NU = Not used.

T1 T0 = Determine the duration of the internal counter's interrupt cycle.

0 0 -> 1/64 second

0 1 -> 1 second

1 0 -> 1 minute

1 1 -> 1 hour

I = If high (1) it enables the duration of interrupt cycle to be the one selected by T1 and T0, otherwise the duration is internally normalized.

M = If high (1) it disables the RTC pin 1 /STD, which is the pin that carries the internal counting signal.

bit 7 6 5 4 3 2 1 0

**REG F = NU NU NU NU T 24/12 S R**

where:

NU = Not used.

T = It determines from which internal counter to take the counting signal:

1 -> main counter; 0 -> 15' counter.

24/12 = It determines the hours counting mode:

1 -> 1-24; 0 -> 1-12 with AM/PM.

S = If high (1) it stops the clock time counting until the next enabling.

R = If high (1) it resets all the internal counters.

Il 72421 has also an output (/STD pin 1) which can send to the CPU periodic signal with programmable period, in order to generate /INT signals.  
Jumper J1 enables this feature.

### DIRECTION OF RS 422-485 SERIAL COMMUNICATION

Direction in RS 485 serial communication or driver activation in RS 422 serial communication are decided by a dedicated CPU digital I/O signal called DIR. This signal is directly connected to the CPU pin 22 (PD.2) and, as described in the "SERIAL COMMUNICATION SELECTION" paragraph it has the following functions:

- RS 485: DIR = 0 -> RS 485 serial line receiving
- DIR = 1 -> RS 485 serial line transmitting
- RS 422: DIR = 0 -> RS 422 transmitter driver enabled
- DIR = 1 -> RS 422 transmitter driver disabled

DIR signal is set (1) after reset or power on, maintaining enabled the RS 485 reception and maintaining disabled the RS 422 transmission; in this way each conflict is eliminated.

### EXTERNAL CARDS

**GPC® 114** can be connected to a wide range of **grifo®** cards and to many systems of other companies. Hereunder these cards are listed, for further information please call **grifo®** or visit web sites.

#### **OBI 01 - OBI 02**

Opto BLOCK Input NPN-PNP

Interface between 16 NPN, PNP optocoupled and displayed input lines, with screw terminal and **ABACO®** standard I/O 20 pins connector; power supply section; connection for DIN  $\Omega$  rails.

#### **OBI N8 - OBI P8**

Opto BLOCK Input NPN-PNP

Interface between 8 NPN, PNP optocoupled and displayed input lines, with screw terminal and **ABACO®** standard I/O 20 pins connector; power supply section; connection for DIN  $\Omega$  rails.

#### **TBO 01 - TBO 08**

Transistor BLOCK Output

Interface for **ABACO®** standard I/O 20 pins connector; 16 or 8 transistor output lines 45 Vdc 3 A open collector; screw terminal; optocoupled and displayed lines; connection for DIN 247277-1 and 3 rails.

#### **RBO 01**

Relé BLOCK Output

Interface for **ABACO®** standard I/O 20 pins connector; 8 displayed 5A or 10A relays; screw terminal; connection for DIN  $\Omega$  rails.

**RBO 08 - RBO 16**

## Relé BLOCK Output

Interface for **ABACO**<sup>®</sup> standard I/O 20 pins connector; 8 or 16 displayed Relays 3A with MOV; screw terminal; connection for DIN Ctype and  $\Omega$  rails.

**XBI 01**

## miXed BLOCK Input Output

Interface for **ABACO**<sup>®</sup> standard I/O 20 pins connector; 8 transistor output lines 45 Vdc 3A; 8 input lines; screw terminal; optocoupled and displayed I/O lines; connection for DIN 247277-1 and 3 rails.

**XBI R4 - XBI T4**

## miXed BLOCK Input-Output

Interface for **ABACO**<sup>®</sup> standard I/O 20 pins connector; 4 Relays 3A with MOV or 4 optocoupled Transistors 3A open collectors; 4 input lines optocoupled; screw terminal; connection for DIN Ctype and  $\Omega$  rails.

**FBC 20 - FBC 120**

## Flat Block Contact 20 pins

This interconnection system "wire to board" allows the connection to many type of flat cable connectors to terminal for external connections. Connection for DIN  $\Omega$  rails.

**IBC 01**

## Interface Block Communication

Conversion card for serial communication, 2 RS 232 lines; 1 RS 422-485 line; 1 optical fibre line; selectable DTE/DCE interface; quick connection for DIN 46277-1 and 3 rails.

**IAC 01**

## Interface Adapter Centronics

Interface between **ABACO**<sup>®</sup> standard I/O 20 pins connector and D 25 pins connector with Centronics standard pin out.

**DEB 01**

## Didactic Experimental Board

Supporting card for 16 TTL I/O lines use. It includes: 16 keys, 16 LEDs, 4 digits, 16 keys matrix keyboard, Centronics printer interface, LCD display and fluorescent display interface, **GPC**<sup>®</sup> 68 I/O connector, field connection with screw terminal.

**MCI 64**

## Memory Cards Interfaces 64 MBytes

Interfacing card for managing 68 pins PCMCIA memory cards, it is directly driven from any **ABACO**<sup>®</sup> I/O standard connector; High level languages GDOS supported.

**KDL X24 - KDF 224**

Keyboard Display LCD 2,4 righe 24 tasti - Keyboard Display Fluorescent 2 righe 24 tasti

Interface with Fluorescent or LCD display, LEDs backlit, 20x2 or 20x4 characters; up to 24 keys matrix keyboard connector. It is directly driven by a 20 pins **ABACO**<sup>®</sup> I/O standard connector; High level languages supported; standard pinout for telephone keyboard.

### QTP 24 - QTP 24P

Quick Terminal Panel 24 keys with Parallel interface

Intelligent user panel equipped with Fluorescent or LCD display, LEDs backlit, 20x2 or 20x4 characters; RS 232, RS 422, RS 485 or current loop serial line; serial E2 for set up and message. Possibility of re-naming keys, LEDs and panel name by inserting label with new name into the proper slot; 24 Keys and 16 LEDs with blinking attribute and buzzer manageable by software; built in power supply; RTC option, reader of magnetic badge and relay. The QTP 24P is low cost no intelligent (passive) version. It is directly driven from 16 TTL I/O lines; high level languages supported.

### QTP G26

Quick Terminal Panel - LCD Graphic, 26 keys

Intelligent user panel equipped with graphic LCD display 240x128 pixel, CFC backlit; optocoupled RS 232 line and additional RS 232, RS 422, RS 485 or current loop serial line. Independent optional CAN line controller; serial E2 for set up; RTC and RAM Lithium backed; primary graphic objects; possibility of re-naming keys, LEDs and panel name by inserting label with new name into the proper slot; 26 Keys and 16 LEDs with blinking attribute and buzzer manageable by software; built in power supply; reader of magnetic badge, smart-card and relay option.

### ZBR xxx

Zipped BLOCK Relays xx Input + xx Output

Peripheral cards family, relays outputs, equipped with housing for  $\Omega$  rails mounting. Double power supply built in; 5Vdc section for powering the on board logic and an external CPU cards; second section, galvanically coupled, for the optocoupled input lines. All I/O lines are displayed by LEDs. Relays contacts are 3A and are MOV protected. All I/O connections are available on quick terminal connectors. 1 connector interface to **ABACO**® I/O BUS. The ZBR serie represent the ideal complement for cards 3 and 4 type. The ZBR cards can be directly driven, through the PC parallel port, by using the PCC A26 low cost interface card. ZBR 324 -> 32 opto in, 24 relays; ZBR 246 -> 24 opto in, 16 relays; ZBR 168 -> 16 opto in, 8 relays; ZBR 84 -> 8 opto in, 4 relays.

### ZBT xxx

Zipped BLOCK Transistors xx Input + xx Output

Peripheral cards family having optocoupled outputs and 3A transistor in open collector. Cards are equipped with housing for  $\Omega$  rails mounting. Double power supply built in; 5Vdc section for powering the on board logic and an external CPU cards; second section, galvanically coupled, for the optocoupled input lines. All I/O lines are displayed by LEDs. All output transistors are equipped with protection against inductive loads. All I/O connections are available on easy quick terminal connectors. Connector interface to **ABACO**® I/O BUS. The ZBT serie represent the ideal complement for cards 3 and 4 type. The ZBT cards can be directly driven, through the PC parallel port, by using the PCC A26 low cost interface card. ZBT 324 -> 32 opto in, 24 transistors; ZBT 246 -> 24 opto in, 16 transistors; ZBT 168 -> 16 opto in, 8 transistors; ZBT 84 -> 8 opto in, 4 transistors.

### ABB 05

**ABACO**® Block BUS 5 slots

5 slots **ABACO**® mother board with power supply. Double power supply built in; 5Vdc 2,5A section for powering the on board logic; second section at 24Vdc 400mA galvanically coupled, for the optocoupled input lines. Auxiliary connector for **ABACO**® I/O BUS. Connection for DIN  $\Omega$  rails.

### ABB 03

**ABACO**® Block BUS 3 slots

3 slots **ABACO**® mother board; 4 TE pitch connectors; **ABACO**® I/O BUS connector; screw terminal for power supply; connection for DIN C type and  $\Omega$  rails.

## BIBLIOGRAPHY

In this chapter there is a complete list of technical books, where the user can find all the necessary documentations on the components mounted on **GPC® 114**.

Data book MAXIM:	<i>New Releases Data Book - Volume 4</i>
Data book MOTOROLA:	<i>M68HC11 HCMOS Single-chip Microcomputer</i>
Data book NEC:	<i>Memory Products</i>
Data book TEXAS INSTRUMENTS:	<i>The TTL Data Book - SN54/74 Families</i>
Data book TEXAS INSTRUMENTS:	<i>Linear Circuits Dtata Book - Volumi 1 e 3</i>
Data book TEXAS INSTRUMENTS:	<i>RS-422 and RS-485 Interface Circuits</i>
Data sheets SEIKO EPSON:	<i>Real Time Clock Module RTC-72421</i> <i>Application manual</i>

For further informations and upgrades please refer to specific internet web pages of the manufacturing companies.




FIGURE 27: GPC®114 AVAILABLE CONNECTIONS DIAGRAM





APPENDIX A: JUMPERS AND SERIAL DRIVERS LOCATION




FIGURE 28: MEMORY SETTINGS JUMPERS LOCATION







FIGURE 29: SERIAL COMMUNICATION JUMPERS LOCATION



RS 232



RS 485



RS 422

FIGURE 30: SERIAL COMMUNICATION DRIVERS LOCATION



# APPENDIX B: ON BOARD COMPONENTS DESCRIPTION

Here follow the 68HC11A8 data sheets. Version A8 has 8K ROM available for the user, differently from version A1 which has ROM BUFFALO on board.

## 1 INTRODUCTION

The HCMOS MC68HC11A8 is an advanced 8-bit microcontroller (MCU) with highly sophisticated on-chip peripheral capabilities. A fully static design and high-density complementary metal-oxide semiconductor (HCMOS) fabrication process allow E-series devices to operate at frequencies from 3 MHz to dc, with very low power consumption.

### 1.1 Features

The following are some of the hardware and software highlights.

#### 1.1.1 Hardware Features

- 8 Kbytes of ROM
- 512 Bytes of EEPROM
- 256 Bytes of RAM (All Saved During Standby) Relocatable to Any 4K Boundary
- Enhanced 16-Bit Timer System:
  - Four Stage Programmable Prescaler
  - Three Input Capture Functions
  - Five Output Compare Functions
- 8-Bit Pulse Accumulator Circuit
- Enhanced NRZ Serial Communications Interface (SCI)
- Serial Peripheral Interface (SPI)
- Eight Channel, 8-Bit Analog-to-Digital Converter
- Real Time Interrupt Circuit
- Computer Operating Property (COP) Watchdog System
- Available in Dual-In-Line or Leaded Chip Carrier Packages

#### 1.1.2 Software Features

- Enhanced M6800/M6801 Instruction Set
- 16 x 16 Integer and Fractional Divide Features
- Bit Manipulation
- WAIT Mode
- STOP Mode

### 1.2 General Description

The high-density CMOS technology (HCMOS) used on the MC68HC11A8 combines smaller size and higher speeds with the low power and high noise immunity of CMOS. On-chip memory systems include 8 Kbytes of ROM, 512 bytes of electrically erasable programmable ROM (EEPROM), and 256 bytes of static RAM.

A block diagram of the MC68HC11A8 is shown in **Figure 1-1**. Major peripheral functions are provided on-chip. An eight channel analog-to-digital (A/D) converter is included with eight bits of resolution. An asynchronous serial communications interface

## B MECHANICAL DATA AND ORDERING INFORMATION

### B.1 Pin Assignments

The MC68HC11A8 is available in the 52-pin plastic leaded chip carrier (PLCC), the 48-pin dual in-line package (DIP), or the 64-pin quad flat pack (QFP).




Figure B-1 52-Pin PLCC

A8 SSPN PLCC




<p>MC68HC11A8 TECHNICAL DATA</p>	<p>MOTOROLA B-1</p>	<p>MC68HC11A8 TECHNICAL DATA</p>	<p>MOTOROLA B-1</p>	<p>INTRODUCTION</p>	<p>MOTOROLA 1-1</p>
--------------------------------------	-------------------------	--------------------------------------	-------------------------	---------------------	-------------------------

(SCI) and a separate synchronous serial peripheral interface (SPI) are included. The main 16-bit free-running timer system has three input capture lines, five output compare lines, and a real-time interrupt function. An 8-bit pulse accumulator subsystem can count external events or measure external periods.

Self monitoring circuitry is included on-chip to protect against system errors. A computer operating properly (COP) watchdog system protects against software failures. A clock monitor system generates a system reset in case the clock is lost or runs too slow. An illegal opcode detection circuit provides a non-maskable interrupt if an illegal opcode is detected.

Two software controlled operating modes, WAIT and STOP, are available to conserve additional power.



\* NOT BONDED ON 48-PIN VERSION.

Figure 1-1 Block Diagram

1.3 Programmer's Model

In addition to being able to execute all M6800 and M6801 instructions, the MC68HC11A8 allows execution of 91 new opcodes. Figure 1-2 shows the seven CPU registers which are available to the programmer.




Figure 1-2 Programming Model

1.4 Summary of M68HC11 Family

Table 1-1 and the following paragraphs summarize the current members of the M68HC11 family of MCUs. This technical data book describes the MC68HC11A8 version and can be used as a primary reference for several other versions of the M68HC11 family. However, with the exception of the CPU, some newer members differ greatly from the MC68HC11A8 MCU and their respective technical literature should be referenced.

Several of the device series within the M68HC11 family have 'x1 and 'x0 versions. These are identical to the main member of the series but have some of their on-chip resources disabled. For instance, an MC68HC11A1 is identical to the MC68HC11A8 except that its ROM is disabled. An MC68HC11A0 has disabled EPROM and EEPROM arrays. Refer to Table 1-1.

Nearly all series within the M68HC11 family have both a ROM version and an EPROM version. Any device in the M68HC11 family that has a 7 preceding the 11 is a device containing EPROM instead of ROM (e.g., MC68HC711E9). These devices operate exactly as the custom ROM-based version (e.g., MC68HC11E9) but can be programmed by the user. EPROM-based devices in a windowed package can be erased and reprogrammed indefinitely. EPROM-based devices in standard packages are one-time-programmable (OTP). Refer to Table 1-1.

MC68HC11A8	INTRODUCTION	MOTOROLA
TECHNICAL DATA		1-3

MC68HC11A8	INTRODUCTION	MOTOROLA
TECHNICAL DATA		1-2



Table 1-1 M68HC11 Family Devices

Device	RAM	ROM	EPROM	EEPROM	COMMENTS
MC68HC11A8	256	8K	0	512	16-bit timer; 8 channel 8-bit A/D; SCI, SPI
MC68HC11A7	256	8K	0	0	
MC68HC11A1	256	0	0	512	
MC68HC11A0	256	0	0	0	
MC68HC11D3	192	4K	0	0	16-bit timer; SCI, SPI
MC68HC11D0	192	0	4K	0	
MC68HC11E0	512	0	0	0	16-bit timer; SCI, SPI
MC68HC11E9	512	12K	0	512	16-bit timer; SCI, SPI, 8 channel 8-bit A/D
MC68HC11E8	512	12K	0	0	
MC68HC11E1	512	0	0	512	
MC68HC11E0	512	0	0	0	
MC68HC811E2	256	0	0	2048	16-bit timer; SCI, SPI, 8 channel 8-bit A/D; 2K EEPROM
MC68HC11E20	768	20K	0	512	16-bit timer; SCI, SPI, 8 channel 8-bit A/D;
MC68HC711E20	768	0	20K	512	20K ROM/EPROM
MC68HC11F1	1024	0	0	512	nonmultiplexed bus; 8 channel 8-bit A/D; 4 chip selects; SCI, SPI
MC68HC11G7	512	24K	0	0	nonmultiplexed bus; 8 channel 10-bit A/D; 4 channel PWM;
MC68HC11G5	512	16K	0	0	SCI, SPI, 66 I/O pins
MC68HC711G5	512	0	16K	0	
MC68HC11G0	512	0	0	0	
MC68HC11K4	768	24K	0	640	nonmultiplexed bus; memory expansion to 1MB; 8 channel 8-bit A/D; 4 channel PWM; 4 chip selects
MC68HC11K3	768	24K	0	0	
MC68HC11K1	768	0	0	640	
MC68HC11K0	768	0	0	0	
MC68HC11KA4	768	24K	0	640	nonmultiplexed bus; 8 channel 8-bit A/D; SCI, SPI, 4 channel PWM
MC68HC11KA2	1024	32K	0	640	
MC68HC711KA2	1024	0	32K	640	
MC68HC11L6	512	16K	0	512	multiplexed bus; 16-bit timer; 8 channel 8-bit A/D; SCI, SPI
MC68HC711L6	512	0	16K	512	
MC68HC11L5	512	16K	0	0	
MC68HC11L1	512	0	0	512	
MC68HC11L0	512	0	0	0	
MC68HC11M2	1280	32K	0	640	nonmultiplexed bus; 8 channel 8-bit A/D; 4 channel PWM;
MC68HC711M2	1280	0	32K	640	DMA; on-chip math coprocessor; SCI, 2 SPI
MC68HC11N4	768	24K	0	640	nonmultiplexed bus; 12 channel 8-bit A/D; 2 channel 8-bit D/A;
MC68HC711N4	768	0	24K	640	6 channel PWM; on-chip math coprocessor; SCI, SPI
MC68HC11P2	1024	32K	0	640	nonmultiplexed bus; PLL; 8 channel 8-bit A/D; 4 channel PWM;
MC68HC711P2	1024	0	32K	640	3 SCI (2 with MI bus); SPI; 62 I/O pins

**2.1.4 E Clock Output (E)**  
 This is the output connection for the internally generated E clock which can be used as a timing reference. The frequency of the E clock output is actually one fourth that of the input frequency at the XTAL and EXTERNAL pins. When the E clock output is low an internal process is taking place and, when high, data is being accessed. The E clock signal is halted when the MCU is in STOP mode.

**2.1.5 Interrupt Request (IRQ)**  
 The  $\overline{\text{IRQ}}$  input provides a means for requesting asynchronous interrupts to the MC68HC11A8. It is program selectable (OPTION register) with a choice of either negative edge-sensitive or level-sensitive triggering, and is always configured to level-sensitive triggering by reset. The  $\overline{\text{IRQ}}$  pin requires an external pull-up resistor to  $V_{\text{DD}}$  (typically 4.7K ohm).

**2.1.6 Non-Maskable Interrupt (XIRQ)**  
 This input provides a means for requesting a non-maskable interrupt, after reset initialization. During reset, the X bit in the condition code register is set and any interrupt is masked until MCU software enables it. The  $\overline{\text{XIRQ}}$  input is level sensitive and requires an external pull-up resistor to  $V_{\text{DD}}$ .

**2.1.7 Mode A/Load Instruction Register and Mode B/Standby Voltage (MODA/LIR, MODBV<sub>STBY</sub>)**  
 During reset, MODA and MODB are used to select one of the four operating modes. Refer to Table 2-1. Paragraph 2.2 Operating Modes provides additional information.

Table 2-1 Operating Modes vs. MODA and MODB

MODB	MODA	Mode Selected
1	0	Single Chip
1	1	Expanded Multiplexed
0	0	Special Bootstrap
0	1	Special Test

After the operating mode has been selected, the  $\overline{\text{LIR}}$  pin provides an open-drain output to indicate that an instruction is starting. All instructions are made up of a series of E clock cycles. The  $\overline{\text{LIR}}$  signal goes low during the first E clock cycle of each instruction (opcode fetch). This output is provided as an aid in program debugging.

The  $V_{\text{STBY}}$  signal is used as the input for RAM standby power. When the voltage on this pin is more than one MOS threshold (about 0.7 volts) above the  $V_{\text{DD}}$  voltage, the internal 256-byte RAM and part of the reset logic are powered from this signal rather than the  $V_{\text{DD}}$  input. This allows RAM contents to be retained without  $V_{\text{DD}}$  power applied to the MCU. Reset must be driven low before  $V_{\text{DD}}$  is removed and must remain low until  $V_{\text{DD}}$  has been restored to a valid level.



Table 3-1 Register and Control Bit Assignments (Sheet 1 of 2)

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
\$1000	Bit 7	—	—	—	—	—	—	Bit 0	PORTA I/O Port A
\$1001	—	—	—	—	—	—	—	—	Reserved
\$1002	STAF	STAI	CWQM	HMDS	QIN	PLS	EGA	INVB	Parallel I/O Control F
\$1003	Bit 7	—	—	—	—	—	—	Bit 0	PORTC I/O Port C
\$1004	Bit 7	—	—	—	—	—	—	Bit 0	PORTB Output Port B
\$1005	Bit 7	—	—	—	—	—	—	Bit 0	PORTCL Alternate Latched Port C
\$1006	—	—	—	—	—	—	—	—	Reserved
\$1007	Bit 7	—	—	—	—	—	—	Bit 0	DFRC Data Direction for Port C
\$1008	—	—	Bit 5	—	—	—	—	Bit 0	PORTD I/O Port D
\$1009	—	—	Bit 5	—	—	—	—	Bit 0	DDRD Data Direction for Port D
\$100A	Bit 7	—	—	—	—	—	—	Bit 0	PORTE Input Port E
\$100B	FOC1	FOC2	FOC3	FOC4	FOC5	—	—	—	CFORC Compare Force Register
\$100C	OC1M7	OC1M6	OC1M5	OC1M4	OC1M3	—	—	—	OC1M OC1 Action Mask Register
\$100D	OC1D7	OC1D6	OC1D5	OC1D4	OC1D3	—	—	—	OC1D OC1 Action Data Register
\$100E	Bit 15	—	—	—	—	—	—	Bit 8	TCNT Timer Counter Register
\$100F	Bit 7	—	—	—	—	—	—	Bit 0	—
\$1010	Bit 15	—	—	—	—	—	—	Bit 8	TIC1 Input Capture 1 Register
\$1011	Bit 7	—	—	—	—	—	—	Bit 0	—
\$1012	Bit 15	—	—	—	—	—	—	Bit 8	TIC2 Input Capture 2 Register
\$1013	Bit 7	—	—	—	—	—	—	Bit 0	—
\$1014	Bit 15	—	—	—	—	—	—	Bit 8	TIC3 Input Capture 3 Register
\$1015	Bit 7	—	—	—	—	—	—	Bit 0	—
\$1016	Bit 15	—	—	—	—	—	—	Bit 8	TOC1 Output Compare 1 Register
\$1017	Bit 7	—	—	—	—	—	—	Bit 0	—
\$1018	Bit 15	—	—	—	—	—	—	Bit 8	TOC2 Output Compare 2 Register
\$1019	Bit 7	—	—	—	—	—	—	Bit 0	—
\$101A	Bit 15	—	—	—	—	—	—	Bit 8	TOC3 Output Compare 3 Register
\$101B	Bit 7	—	—	—	—	—	—	Bit 0	—
\$101C	Bit 15	—	—	—	—	—	—	Bit 8	TOC4 Output Compare 4 Register
\$101D	Bit 7	—	—	—	—	—	—	Bit 0	—
\$101E	Bit 15	—	—	—	—	—	—	Bit 8	TOC5 Output Compare 5 Register
\$101F	Bit 7	—	—	—	—	—	—	Bit 0	—

### 3 ON-CHIP MEMORY

This section describes the on-chip ROM, RAM, and EEPROM memories. The memory maps for each mode of operation are shown and the RAM and I/O mapping register (INIT) is described. The INIT register allows the on-chip RAM and the 64 control registers to be moved to suit the needs of a particular application.

#### 3.1 Memory Maps

Composite memory maps for each mode of operation are shown in Figure 3-1. Memory locations are shown in the shaded areas and the contents of these shaded areas are shown to the right. These modes include single-chip, expanded multiplexed, special bootstrap, and special test.

Single-chip operating modes do not generate external addresses. Refer to Table 3-1 for a full list of the registers.




Figure 3-1 Memory Maps





**Table 3-1 Register and Control Bit Assignments (Sheet 2 of 2)**

\$1020	Bit 7	OM2	Bit 6	OL2	Bit 5	OM5	Bit 4	OL3	Bit 3	OM4	Bit 2	OL4	Bit 1	OM5	Bit 0	TCTL1	Timer Control Register 1		
\$1021		OC11	OC21	OC31	OC41	OC51	OC11	OC21	OC31	OC41	OC51	OC11	OC21	OC31	OC41	TCTL2	Timer Control Register 2		
\$1022		OC1F	OC2F	OC3F	OC4F	OC5F	OC1F	OC2F	OC3F	OC4F	OC5F	OC1F	OC2F	OC3F	OC4F	TMSK1	Timer Interrupt Mask Reg		
\$1023		TOI	RTI1	PAOV1	PAI	PH1	PH1	PH1	PH1	PH1	PH1	PH1	PH1	PH1	PH1	TFLAG1	Timer Interrupt Flag Reg		
\$1024		TOF	RTIF	PAOVF	PAIF											TMSK2	Timer Interrupt Mask Register		
\$1025		DDRA7	PAEN	PAMDD	PEDE	FTTR1	FTTR1	FTTR1	FTTR1	FTTR1	FTTR1	FTTR1	FTTR1	FTTR1	FTTR1	TFLAG2	Timer Interrupt Flag Register		
\$1026		Bit 7	—	—	—	—	—	—	—	—	—	—	—	—	—	PACTL	Pulse Accumulator Contr		
\$1027		SPIE	SPE	DWOM	MS1R	CPOL	CPHA	SPR1	SPR0	SPCR	SPCR	SPCR	SPCR	SPCR	SPCR	PACNT	Pulse Accumulator Count Re		
\$1028		SPIF	WCOL	MOBF						SFSR	SFSR	SFSR	SFSR	SFSR	SFSR	SPI Status Register	SPI Control Register		
\$102A	Bit 7	—	—	—	—	—	—	—	—	—	—	—	—	—	—	SPDR	SPI Data Register		
\$102B	TCLR	SCP1	SCP0	RCKB	SCR2	SCR1	SCR0	SCR0	SCR0	BAUD	BAUD	BAUD	BAUD	BAUD	BAUD	SCI_Baud Rate Control	SCI Control Register 1		
\$102C	R8	T8	M	WAKE						SCCR1	SCCR1	SCCR1	SCCR1	SCCR1	SCCR1	SCI Control Register 1	SCI Control Register 2		
\$102D	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	SBK	SCSR	SCSR	SCSR	SCSR	SCSR	SCSR	SCI Status Register	SCI Control Register 2		
\$102E	TRDE	TC	RDRF	IDLE	OR	NF	FE	FE	FE	SCSR	SCSR	SCSR	SCSR	SCSR	SCSR	SCI Status Register	SCI Control Register 2		
\$102F	Bit 7	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Bit 0	SCDR	SCI Data (Read RDR, Write TDR)	
\$1030	CCF	SCAN	MULT	CD	CC	CB	CA	CA	CA	ADCTL	ADCTL	ADCTL	ADCTL	ADCTL	ADCTL	A/D Control Register	A/D Control Register		
\$1031	Bit 7	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Bit 0	ADR1	A/D Result Register 1	
\$1032	Bit 7	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Bit 0	ADR2	A/D Result Register 2
\$1033	Bit 7	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Bit 0	ADR3	A/D Result Register 3
\$1034	Bit 7	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Bit 0	ADR4	A/D Result Register 4
\$1035 thru \$1038																			Reserved
\$1039	ADPU	CSEL	IRQE	DLY	CME	CR1	CR0	CR0	CR0	OPTION	OPTION	OPTION	OPTION	OPTION	OPTION	OPTION	System Configuration Opt	System Configuration Opt	
\$103A	Bit 7	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Bit 0	COPRST	Arm/Reset COP Timer Circu	
\$103B	ODD	EVEN	BYTE	ROW	EPASE	EELAT	EPGM	EPGM	EPGM	EEPROM	EEPROM	EEPROM	EEPROM	EEPROM	EEPROM	EEPROM	EEPROM Program Control Register	EEPROM Program Control Register	
\$103C	REBOOT	SNOB	MDA	IRV	PSEL3	PSEL2	PSEL1	PSEL0	HPRIO	HPRIO	HPRIO	HPRIO	HPRIO	HPRIO	HPRIO	HPRIO	Highest Priority I-Bit Int	Highest Priority I-Bit Int	
\$103D	RAM3	RAM2	RAM1	RAM0	REG3	REG2	REG1	REG0	INIT	INIT	INIT	INIT	INIT	INIT	INIT	INIT	RAM and I/O Mapping R	RAM and I/O Mapping R	
\$103E	TILOP	CCP	CBP	DI\$R	FPM	FCOP	JCON	TEST1	TEST1	TEST1	TEST1	TEST1	TEST1	TEST1	TEST1	TEST1	Factory TEST Control Re	Factory TEST Control Re	
\$103F	—	—	—	—	NOS\$C	NO\$OP	ROMON	FEON	CONFIG	COP, ROM, and EEPROM	COP, ROM, and EEPROM	COP, ROM, and EEPROM	COP, ROM, and EEPROM	COP, ROM, and EEPROM	COP, ROM, and EEPROM	COP, ROM, and EEPROM	COP, ROM, and EEPROM	COP, ROM, and EEPROM	

In expanded multiplexed operating modes, memory locations are basically the same as the single-chip operating modes; however, the locations between the shaded areas (designated EXT) are for externally addressed memory and I/O. If an external memory or I/O device is located to overlap an enabled internal resource, the internal resource will take priority. For reads of such an address the data (if any) driving the port C data inputs is ignored and will not result in any harmful conflict with the internal read. For writes to such an address data is driven out of the port C data pins as well as to the internal location. No external devices should drive port C during write accesses to internal locations; however, there is normally no conflict since the external address decode and/or data direction control should incorporate the R/W signal in their development. The R/W, AS, address, and write data signals are valid for all accesses including accesses to internal memory and registers.

The special bootstrap operating mode memory locations are similar to the single-chip operating mode memory locations except that a bootstrap program at memory locations \$BF40 through \$BFFF is enabled. The reset and interrupt vectors are addressed at \$BFC0-\$BFFF while in the special bootstrap operating mode. These vector addresses are within the 192 byte memory used for the bootstrap program.

The special test operating mode memory map is the same as the expanded multiplexed operating mode memory map except that the reset and interrupt vectors are located at external memory locations \$BFC0-\$BFFF.

### 3.2 RAM and I/O Mapping Register (INIT)

There are 64 internal registers which are used to control the operation of the MCU. These registers can be relocated on 4K boundaries within the memory space, using the INIT register. Refer to Table 3-1 for a complete list of the registers. The registers and control bits are explained throughout this document.

The INIT register is a special-purpose 8-bit register which may be used during initialization to change the default locations of RAM and control registers within the MCU memory map. It may be written to only once within the initial 64 E clock cycles after a reset and thereafter becomes a read-only register.



The default starting address for internal RAM is \$0000 and the default starting address for the 64 control registers is \$1000 (the INIT register is set to \$01 at reset). The upper four bits of the INIT register specify the starting address for the 256 byte RAM and the lower four bits of INIT specify the starting address for the 64 control registers. These four bits are matched to the upper four bits of the 16-bit address.

Throughout this document, the control register addresses will be displayed with the high-order digit shown as a bold "1" to indicate that the register block may be relocated to some 4K memory page other than its default position of \$1000-\$103F.



Note that if the RAM is relocated to either \$E000 or \$F000, which is in conflict with the internal ROM, (no conflict if the ROMON bit in the configuration register is zero), RAM will take priority and the conflicting ROM will become inaccessible. Also, if the 64 control registers are relocated so that they conflict with the RAM and/or ROM, then the 64 control registers take priority and the RAM and/or ROM at those locations become inaccessible. No harmful conflicts result, the lower priority resources simply become inaccessible. Similarly, if an internal resource conflicts with an external device no harmful conflict results. Data from the external device will not be applied to the internal data bus and cannot interfere with the internal read.

Note that there are unused register locations in the 64 byte control register block. Reads of these unused registers will return data from the undriven internal data bus and not from another resource that happens to be located at the same address.

### 3.3 ROM

The internal 8K ROM occupies the highest 8K of the memory map (\$E000-\$FFFF). This ROM is disabled when the ROMON bit in the CONFIG register is clear. The ROMON bit is implemented with an EEPROM cell and is programmed using the same procedures for programming the on-chip EEPROM. For further information refer to **3.5.3 System Configuration Register (CONFIG)**.

In the single-chip operating mode, internal ROM is enabled regardless of the state of the ROMON bit.

There is also a 192 byte mask programmed boot ROM in the MC68HC11A8. This bootstrap program ROM controls the operation of the special bootstrap operating mode and is only enabled following reset in the special bootstrap operating mode. For more information refer to **2.2.3 Special Bootstrap Operating Mode**.

### 3.4 RAM

The 256 byte internal RAM may be relocated during initialization by writing to the INIT register. The reset default position is \$0000 through \$00FF. This RAM is implemented with static cells and retains its contents during the WAIT and STOP modes.

The contents of the 256-byte RAM can also be retained by supplying a low current backup power source to the MODB/V<sub>STBY</sub> pin. When using a standby power source, V<sub>DD</sub> may be removed; however, RESET must go low before V<sub>DD</sub> is removed and remain low until V<sub>DD</sub> has been restored.

### 3.5 EEPROM

The 512 bytes of EEPROM are located at \$B600 through \$B7FF and have the same read cycle time as the internal ROM. The write (or programming) mechanism for the EEPROM is controlled by the PPROG register. The EEPROM is disabled when the EEON bit in the CONFIG register is zero. The EEON bit is implemented with an EEPROM cell.

The erased state of an EEPROM byte is \$FF. Programming changes ones to zeros. If any bit in a location needs to be changed from a zero to a one, the byte must be erased in a separate operation before it is reprogrammed. If a new data byte has no ones in bit positions which were already programmed to zero, it is acceptable to program the new data without erasing the EEPROM byte first. For example, programming \$50 to a location which was already \$55 would change the location to \$50.

Programming and erasure of the EEPROM relies on an internal high-voltage charge pump. At E clock frequencies below 2 MHz the efficiency of this charge pump decreases which increases the time required to program or erase a location. The recommended program and erase time is 10 milliseconds when the E clock is 2 MHz and should be increased to as much as 20 milliseconds when E is between 1 MHz and 2 MHz. When the E clock is below 1 MHz, the clock source for the charge pump should be switched from the system clock to an on-chip R-C oscillator clock. This is done by setting the CSEL bit in the OPTION register. A 10 millisecond period should be allowed after setting the CSEL bit to allow the charge pump to stabilize. Note that the CSEL bit also controls a clock to the analog-to-digital converter subsystem.

#### 3.5.1 EEPROM Programming Control Register (PPROG)

This 8-bit register is used to control programming and erasure of the 512-byte EEPROM. Reset clears this register so the EEPROM is configured for normal reads.

\$103B	7	6	5	4	3	2	1	0
RESET	ODD	EVEN	0	0	0	0	0	0
			BYTE	ROW	ERASE	EELAT	EEPGM	PPROG
	0	0	0	0	0	0	0	0

ODD — Program Odd Rows (TEST)

EVEN — Program Even Rows (TEST)

Bit 5 — Not implemented.  
This bit always reads zero.

BYTE — Byte Erase Select  
This bit overrides the ROW bit.  
0 = Row or Bulk Erase  
1 = Erase Only One Byte

ROW — Row Erase Select  
If the BYTE bit is 1, ROW has no meaning.  
0 = Bulk Erase  
1 = Row Erase

ERASE — Erase Mode Select  
0 = Normal Read or Program  
1 = Erase Mode

MOTOROLA  
3-6

ON-CHIP MEMORY

MC68HC11A8  
TECHNICAL DATA

## 3

MOTOROLA  
3-5

ON-CHIP MEMORY

MC68HC11A8  
TECHNICAL DATA

EELAT — EEPROM Latch Control  
 0 = EEPROM Address and Data Configured for Read Mode  
 1 = EEPROM Address and Data Configured for Programming/Erasing

EEPGM — EEPROM Programming Voltage Enable  
 0 = Programming Voltage Switched Off  
 1 = Programming Voltage Turned On

If an attempt is made to set both the EELAT and EEGM bits in the same write cycle, neither will be set. If a write to an EEPROM address is performed while the EEGM bit is set, the write is ignored and the programming operation currently in progress is not disturbed. These two safeguards were included to prevent accidental EEPROM changes in cases of program runaway. Mask sets A38P, A49N, and data codes before 86xx did not have these safeguards.

**3.5.2 Programming/Erasing Internal EEPROM**

The EEPROM programming and erasure process is controlled by the PPROG register. The following paragraphs describe the various operations performed on the EEPROM and include example program segments to demonstrate programming and erase operations.

These program segments are intended to be simple straightforward examples of the sequences needed for basic program and erase operations. There are no special restrictions on the address modes used and bit manipulation instructions may be used. Other MCU operations can continue to be performed during EEPROM programming and erasure provided these operations do not include reads of data from EEPROM (the EEPROM is disconnected from the read data bus during EEPROM program and erase operations). The subroutine DLY10 used in these program segments is not shown but can be any set of instructions which takes ten milliseconds.

**3.5.2.1 Read**

For the read operation the EELAT bit in the PPROG register must be clear. When this bit is cleared, the remaining bits in the PPROG register have no meaning or effect, and the EEPROM may be read as if it were a normal ROM.

**3.5.2.2 Programming**

During EEPROM programming, the ROW and BYTE bits are not used. If the E clock frequency is 1 MHz or less, the CSEL bit in the OPTION register must be set. Recall that in this EEPROM, zeros must be erased by a separate erase operation before programming. The following program segment demonstrates how to program an EEPROM byte.

\* On entry, A = data to be programmed and X = EEPROM address

```

    .
    .
    .
    PROG LDAB #A02
    STAB $103B Set EELAT Bit (EEPGM = 0)
    STAA 0,X Store Data to EEPROM Address
    LDAB #A03
    STAB $103B Set EEGM Bit (EELAT = 1)
    JSR DLY10 Delay 10 ms
    CLR $103B Turn Off High Voltage and Set to READ Mode
    .
    .
    .
    
```

**3.5.2.3 Bulk Erase**

The following program segment demonstrates how to bulk erase the 512-byte EEPROM. The CONFIG register is not affected in this example.


```

    .
    .
    .
    BULKE LDAB #A06
    STAB $103B Set to Bulk Erase Mode
    STAB $B600 Write any Data to any EEPROM Address
    LDAB #A07
    STAB $103B Turn On Programming Voltage
    JSR DLY10 Delay 10 ms
    CLR $103B Turn Off High Voltage and Set to READ Mode
    .
    .
    .
    
```


**3.5.2.4 Row Erase**

The following program segment demonstrates the row erase function. A 'row' is sixteen bytes (\$B600-\$B60F, \$B610-\$B61F... \$B7F0-\$B7FF). This type of erase operation saves time compared to byte erase when large sections of EEPROM are to be erased.





of ROM and EEPROM in the memory map, as well as enabling the COP watchdog system. A security feature to protect data in the EEPROM and RAM is also available on mask programmed MC68HC11A8s.



Bits 7, 6, 5, and 4 — Not Implemented  
These bits are always read as zero.

**NOSEC** — Security Mode Disable Bit  
This bit is only implemented if it is specifically requested at the time mask ROM information is submitted. When this bit is not implemented it always reads one. When RAM and EEPROM security are required, the NOSEC bit can be programmed to zero to enable the software anti-treft mechanism. When clear, the NOSEC bit prevents the selection of expanded multiplexed operating modes. If the MCU is reset in the special bootstrap operating mode while NOSEC is zero, EEPROM, RAM, and CONFIG are erased before the loading process continues.  
0 = Enable Security Mode  
1 = Disable Security Mode

**NOCOP** — COP System Disable  
0 = COP Watchdog System Enabled  
1 = COP Watchdog System Disabled

**ROMON** — Enable On-Chip ROM  
When this bit is clear, the 8K ROM is disabled, and that memory space becomes externally accessed space. In the single-chip operating mode, the internal 8K ROM is enabled regardless of the state of the ROMON bit.

**EEON** — Enable On-Chip EEPROM  
When this bit is clear, the 512-byte EEPROM is disabled, and that memory space becomes externally accessed space.

**3.5.3.1 Programming and Erasure of the CONFIG Register**

Since the CONFIG register is implemented with EEPROM cells, special provisions must be made to erase and program this register. The normal EEPROM control bits in the PPROG register are used for this purpose. Programming follows the same procedure as programming a byte in the 512-byte EEPROM except the CONFIG register address is used. Erase also follows the same procedure as that used for the EEPROM except that only bulk erase can be used on the CONFIG register. When the CONFIG register is erased, the 512-byte EEPROM array is also erased. Be sure to check the Technical Summary for the particular MC68HC11 Family member you are using.

MOTOROLA  
3-10  
**ON-CHIP MEMORY**  
MC68HC11A8  
TECHNICAL DATA

# 3

\*On entry X = any address in the row to be erased

- ROWE LDAB #\$0E Set to Row Erase Mode
- STAB \$103B Write any Data to any Address in Row
- LDAB #X Write any Data to any Address in Row
- LDAB #\$0F Turn on High Voltage
- STAB \$103B Delay 10 ms
- JSR DLY10 Turn Off High Voltage and Set to Read Mode
- CLR \$103B
- 
- 
- 

**3.5.2.5 Byte Erase**

The following program segment shows the byte erase function.

\*On entry, X = address of byte to be erased

- BYTEE LDAB #\$16 Set to Byte Erase Mode
- STAB \$103B Write any Data to the Address to Erase
- LDAB #X Write any Data to the Address to Erase
- LDAB #\$17 Turn on High Voltage
- STAB \$103B Delay 10 ms
- JSR DLY10 Turn off High Voltage and Set to Read Mode
- CLR \$103B
- 
- 
- 

**3.5.3 System Configuration Register (CONFIG)**

The MC68HC11A8 can be configured to specific system requirements through the use of hardwired options such as the mode select pins, semi-permanent EEPROM control bit specifications (CONFIG register), or by use of control registers. The configuration control register (CONFIG) is implemented in EEPROM cells and controls the presence

MOTOROLA  
3-9  
**ON-CHIP MEMORY**  
MC68HC11A8  
TECHNICAL DATA



On mask set B96D and newer, the CONFIG register may only be programmed or erased while the MCU is operating in the test mode or the bootstrap mode. This interlock was added to help prevent accidental changes to the CONFIG register.

The following program segment demonstrates how to program the CONFIG register. This program assumes that the CONFIG register was previously erased.

\*On entry, A = data to be programmed onto CONFIG

```

PROGC LDAB #A
      STAB $103B Set EELAT Bit (EEPGM = 0)
      STAA $103F Store Data to CONFIG Address
      LDAB #A
      STAB $103B Turn on Programming Voltage
      JSR DLY10 Delay 10 ms
      CLR $103B Turn Off High Voltage and Set to READ Mode
      .
      .
      .
    
```

The following program segment demonstrates the erase procedure for the CONFIG register.

```

      .
      .
      .
BULKC LDAB #0
      STAB $103B Set Bulk Erase Mode
      STAB $103F Write any Data to CONFIG
      LDAB #0
      STAB $103B Turn on Programming Voltage
      JSR DLY10 Delay 10 ms
      CLR $103B Turn Off High Voltage and Set to READ Mode
      .
      .
      .
    
```

### 3.5.3.2 Operation of the Configuration Mechanism

The CONFIG register consists of an EEPROM byte and static working latches. This register controls the start-up configuration of the MCU. The contents of the EEPROM CONFIG byte are transferred into static working latches during any reset sequence. The operation of the MCU is controlled directly by these latches and not the actual EEPROM byte. Changes to the EEPROM byte do not affect operation of the MCU until after the next reset sequence. When programming the CONFIG register, the EEPROM byte is being accessed. When the CONFIG register is being read, the static latches are being accessed.

To change the value in the CONFIG register proceed as follows:

1. Erase the CONFIG register.
  - Do not issue a reset at this time.
2. Program the new value to the CONFIG register.
3. Issue a reset so the new configuration will take effect.

#### CAUTION

MC68HC11A8  
TECHNICAL DATA

ON-CHIP MEMORY

MOTOROLA  
3-11

MOTOROLA  
3-12

ON-CHIP MEMORY

MC68HC11A8  
TECHNICAL DATA

#### 4.3 Simple Strobed I/O

The simple strobed mode of parallel I/O is invoked and controlled by the parallel I/O control register (PIOC). This mode is selected when the handshake bit (HNDS) in the PIOC register is clear. Port C becomes a strobed input port with the STRA line as the edge-detecting latch command input. Also, port B becomes a strobed output port with the STRB line as the output strobe. The logic sense of the STRB output is selected by the invert strobe B bit (INVVB) in the PIOC register.

##### 4.3.1 Strobed Input Port C

In this mode, there are two addresses where port C may be read, the PORTC data register and the alternate latched port C register (PORTCL). The data direction register still controls the data direction of all port C lines. Even when the strobed input mode is selected, any or all of the port C lines may still be used for general purpose I/O.

The STRA line is used as an edge-detecting input, and the edge-select for strobe A (EGA) bit in the PIOC register defines either falling or rising edge as the significant edge. Whenever the selected edge is detected at the STRA pin, the current logic levels at port C lines are latched into the PORTCL register and the strobe A flag (STAF) in the PIOC register is set. If the strobe A interrupt enable (STAI) bit in PIOC is also set, an internal interrupt sequence is requested. The strobe A flag (STAF) is automatically cleared by reading the PIOC register (with STAF set) followed by a read of the PORTCL register. Data is latched in the PORTCL register whether or not the STAF flag was previously clear.

##### 4.3.2 Strobed Output Port B

In this mode, the STRB pin is a strobe output which is pulsed for two E clock periods each time there is a write to port B. The INVVB bit in the PIOC register controls the polarity of the pulse on the STRB line.

#### 4.4 Full Handshake I/O

The full handshake modes of parallel I/O involve port C and the STRA and STRB lines. There are two basic modes (input and output) and an additional variation on the output handshake mode that allows three-stated operation of port C. In all handshake modes, STRA is an edge-detecting input, and STRB is a handshake output line.

When full input handshake protocol is specified, both general purpose input and/or general purpose output can coexist at port C. When full output handshake protocol is specified, general purpose output can coexist with the handshake outputs at port C, but the three-state feature of the output handshake mode interferes with general purpose input in two ways. First, in full output handshake, the port C lines are outputs whenever STRA is at its active level regardless of the data direction register bits. This potentially conflicts with any external device trying to drive port C unless that external device has an open-drain type output driver. Second, the value returned on reads of port C is the state of the outputs of an internal port C output latch regardless of the states of the data direction register bits, so that the data written for output handshake can be read even if the pins are in a three-state condition.

MOTOROLA  
4-2  
PARALLEL I/O  
MC68HC11A8  
TECHNICAL DATA

#### 4 PARALLEL I/O

The MC68HC11A8 has 40 I/O pins arranged as five 8-bit ports. All of these pins serve multiple functions depending on the operating mode and data in the control registers. This section explains the operation of these pins only when they are used for parallel I/O.

Ports C and D are used as general purpose input and/or output pins under direct control of their respective data direction registers. Ports A, B, and E, with the exception of port A pin 7, are fixed direction inputs or outputs and therefore do not have data direction registers. Port B, port C, the STRA pin, and the STRB pin are used for strobed and/or handshake modes of parallel I/O, as well as general purpose I/O.

##### 4.1 General-Purpose I/O (Ports C and D)

Each port I/O line has an associated bit in a specific port data register and port data direction register. The data direction register bits are used to specify the primary direction of data for each I/O line. When an output line is read, the value at the input to the pin driver is returned. When a line is configured as an input, that pin becomes a high-impedance input. If a write is executed to an input line, the value does not affect the I/O pin, but is stored in an internal latch. When the line becomes an output, this value appears at the I/O pin. Data direction register bits are cleared by reset to configure I/O pins as inputs.

The AS and  $R\bar{W}$  pins are dedicated to bus control while in the expanded multiplexed operating modes, or parallel I/O strobes (STRA and STRB) while in the single chip operating modes.

##### 4.2 Fixed Direction I/O (Ports A, B, and E)

The lines for ports A, B, and E (except for port A bit 7) have fixed data directions. When port A is being used for general purpose I/O, bits 0, 1, and 2 are configured as input only and writes to these lines have no effect. Bits 3, 4, 5, and 6 of port A are configured as output only and reads of these lines return the levels sensed at the input to the line drivers. Port A bit 7 can be configured as either a general-purpose input or output using the DDRA7 bit in the pulse accumulator control register. When port B is being used for general purpose output, it is configured as output only and reads of these lines will return the levels sensed at the input of the pin drivers. Port E contains the eight A/D channel inputs, but these lines may also be used as general purpose digital inputs. Writes to the port E address have no effect.

MOTOROLA  
4-1  
PARALLEL I/O  
MC68HC11A8  
TECHNICAL DATA

**4.4.1 Input Handshake Protocol**

In the input handshake protocol, port C is a latching input port, STRA is an edge-sensitive latch command from the external system that is driving port C, and STRB is a "ready" output line controlled by logic in the MCU.

When a "ready" condition is recognized, the external device places data on the port C lines, then pulses the STRA line. The active edge on the STRA line latches the port C data into the PORTCL register, sets the STAF flag (optionally causing an interrupt), and deasserts the STRB line. Deassertion of the STRB line automatically inhibits the external device from strobing new data into port C. Reading the PORTCL latch register (independent of clearing the STAF flag) asserts the STRB line, indicating that new data may now be applied to port C.

The STRB line can be configured (with the PLS control bit) to be a pulse output (pulse mode) or a static output (interlocked mode).

The port C data direction register bits should be cleared for each line that is to be used as a latched input line. However, some port C lines can be used as latched inputs with the input handshake protocol while, at the same time, using some port C lines as static inputs, and some port C lines as static outputs. The input handshake protocol has no effect on the use of port C lines as static inputs or as static outputs. Reads of the PORTC data register always return the static logic level at the port C lines (for lines configured as inputs). Writes to either the PORTC data register or the alternate latched port C register (PORTCL) send information to the same port C output register without affecting the input handshake strobes.

**4.4.2 Output Handshake Protocol**

In the output handshake protocol, port C is an output port, STRB is a "ready" output, and STRA is an edge-sensitive acknowledge input signal, used to indicate to the MCU that the output data has been accepted by the external device. In a variation of this output handshake protocol, STRA is also used as an output-enable input, as well as an edge-sensitive acknowledge input.

The MCU places data on the port C output lines and then indicates stable data is available by asserting the STRB line. The external device then processes the available data and pulses the STRA line to indicate that new data may be placed on the port C output lines. The active edge on the STRA line causes the STRB line to be deasserted and the STAF status flag to be set. In response to the STAF bit being set, the program transfers new data out of port C as required. Writing data to the PORTCL register causes the data to appear on port C lines and asserts the STRB line.

There is a variation to the output handshake protocol that allows three-state operation on port C. It is possible to directly connect this 8-bit parallel port to other three-state devices with no additional parts.

While the STRA input line is inactive, all port C lines obey the data direction specified by the data direction register so that lines which are configured as inputs are high impedance. When the STRA line is activated, all port C lines are forced to outputs regardless of the data in the data direction register. Note that in output handshake

protocol, reads of port C always return the value sensed at the input to the output buffer regardless of the state of the data direction register bits because the lines would not necessarily have meaningful data on them in the three-state variation of this protocol. This operation makes it impractical to use some port C lines as static inputs, while using others as handshake outputs, but does not interfere with the use of some port C lines as static outputs. Port C lines intended as static outputs or normal handshake outputs should have their corresponding data direction register bits set, and lines intended as three-state handshake outputs should have their corresponding data direction register bits clear.

**4.5 Parallel I/O Control Register (PIOC)**

The parallel handshake I/O functions are available only in the single-chip operating mode. The PIOC is a read/write register except for bit 7 which is read only. **Table 4-1** shows a summary of handshake I/O operations.

**Table 4-1 Handshake I/O Operations Summary**

STAF	CWOM	INVB
0 STAF Interrupts Inhibited	Port C Outputs Normal	STRB Active Low
1 STAF Interrupts Enabled	Port C Outputs Open-Drain	STRB Active High

**4**

STAF Clearing Sequence <sup>1</sup>	HNDS	OIN	PLS	EGA	Port C	Port B
Simple Strobe Mode	0	X	X		Inputs latched into PORTCL on any active edge on STRA.	STRB pulses on writes to port B.
Full Input Handshake	1	0	0 = STRB Active Level 1 = STRB Active Pulse		Inputs latched into PORTCL on any active edge on STRA.	Normal output port. Unaffected in handshake modes
Full Output Handshake	1	1	0 = STRB Active Level 1 = STRB Active Pulse		Driven as outputs if STRA at active level. Follows DDRC if STRA not at active level.	Normal output port. Unaffected in handshake modes

NOTE:  
1. Set by active edge on STRA



MOTOROLA  
4-4

PARALLEL I/O

MC68HC11A8  
TECHNICAL DATA



PARALLEL I/O

MOTOROLA  
4-3

MC68HC11A8  
TECHNICAL DATA

**STAF** — Strobe A Interrupt Status Flag

This bit is set when a selected edge occurs on strobe A. Clearing it depends on the state of HNSD and OIN bits. In simple strobed mode or in full input handshake mode, STAF is cleared by reading the PIOC register with STAF set followed by reading the PORTCL register. In output handshake, STAF is cleared by reading the PIOC register with STAF set followed by writing to the PORTCL register.

**STAI** — Strobe A Interrupt Enable Mask

When the 1 bit in the condition code register is clear and STAI is set, STAF (when set) will request an interrupt.

**CWOM** — Port C Wire-OR Mode

CWOM affects all eight port C pins together  
 0 = Port C outputs are normal CMOS outputs  
 1 = Port C outputs act as open-drain outputs

**HNSD** — Handshake Mode

When clear, strobe A acts as a simple input strobe to latch data into PORTCL, and strobe B acts as a simple output strobe which pulses after a write to port B. When set, a handshake protocol involving port C, STRA, and STRB is selected (see the definition for the OIN bit).  
 0 = Simple strobe mode  
 1 = Full input or output handshake mode

**OIN** — Output or Input Handshaking

This bit has no meaning when HNSD = 0.  
 0 = Input handshake  
 1 = Output handshake

**PLS** — Pulse/Interlocked Handshake Operation

This bit has no meaning if HNSD = 0. When interlocked handshake operation is selected, strobe B, once activated, stays active until the selected edge of strobe A is detected. When pulsed handshake operation is selected, strobe B is pulsed for two E cycles.  
 0 = Interlocked handshake select  
 1 = Pulsed handshake selected

**EGA** — Active Edge for Strobe A

0 = Falling edge of STRA is selected. When output handshake is selected, port C lines obey the data direction register while STRA is low, but port C is forced to output when STRA is high.  
 1 = Rising edge of STRA is selected. When output handshake is selected, port C lines obey the data direction register while STRA is high, but port C is forced to output when STRA is low.

**INVB** — Invert Strobe B

0 = Active level is logic zero  
 1 = Active level is logic one

 MC68HC11A8  
 TECHNICAL DATA

**PARALLEL I/O**

 MOTOROLA  
 4-5

**5.8.2 Serial Communications Control Register 1 (SCCR1)**

The serial communications control register 1 (SCCR1) provides the control bits which:  
 (1) determine the word length, and (2) select the method used for the wake-up feature.


**R8** — Receive Data Bit 8

If the M bit is set, this bit provides a storage location for the ninth bit in the receive data character.

**T8** — Transmit Data Bit 8

If the M bit is set, this bit provides a storage location for the ninth bit in the transmit data character. It is not necessary to write to this bit for every character transmitted, only when the sense is to be different than that for the previous character.

**Bit 5** — Not Implemented

This bit always reads zero.

**M** — SCI Character Length

0 = 1 start bit, 8 data bits, 1 stop bit  
 1 = 1 start bit, 9 data bits, 1 stop bit

**WAKE** — Wake Up Method Select

0 = Idle Line  
 1 = Address Mark

**Bits 2-0** — Not Implemented

These bits always read zero.

**5.8.3 Serial Communications Control Register 2 (SCCR2)**

The serial communications control register 2 (SCCR2) provides the control bits which enable/disable individual SCI functions.


**TIE** — Transmit Interrupt Enable

0 = TDRE interrupts disabled  
 1 = SCI interrupt if TDRE = 1

 MOTOROLA  
 5-8


**SERIAL COMMUNICATIONS INTERFACE**

 MC68HC11A8  
 TECHNICAL DATA



**5.8.4 Serial Communications Status Register (SCSR)**

The serial communications status register (SCSR) provides inputs to the interrupt logic circuits for generation of the SCI system interrupt.



**TDRE — Transmit Data Register Empty**

The transmit data register empty bit is set to indicate that the content of the serial communications data register have been transferred to the transmit serial shift register. This bit is cleared by reading the SCSR (with TDRE = 1) followed by a write to the SCSR.

**TC — Transmit Complete**

The transmit complete bit is set at the end of a data frame, preamble, or break condition if:

1. TE = 1, TDRE = 1, and no pending data, preamble, or break is to be transmitted; or
2. TE = 0, and the data, preamble, or break in the transmit shift register has been transmitted.

The TC bit is a status flag which indicates that one of the above conditions have occurred.

The TC bit is cleared by reading the SCSR (with TC set) followed by a write to the SCSR.

**RDRF — Receive Data Register Full**

The receive data register full bit is set when the receiver serial shift register is transferred to the SCSR. The RDRF bit is cleared when the SCSR is read (with RDRF set) followed by a read of the SCSR.

**IDLE — Idle Line Detect**

The idle line detect bit, when set, indicates the receiver has detected an idle line. The IDLE bit is cleared by reading the SCSR with IDLE set followed by reading SCSR. Once the IDLE status flag is cleared, it will not be set again until after the RxD line has been active and becomes idle again.

**OR — Overrun Error**

The overrun error bit is set when the next byte is ready to be transferred from the receiver shift register to the SCSR which is already full (RDRF bit is set). When an overrun error occurs, the data which caused the overrun is lost and the data which was already in SCSR is not disturbed. The OR is cleared when the SCSR is read (with OR set), followed by a read of the SCSR.

**TCIE — Transmit Complete Interrupt Enable**

- 0 = TC interrupts disabled
- 1 = SCI interrupt if TC = 1

**RIE — Receive Interrupt Enable**

- 0 = RDRF and OR interrupts disabled
- 1 = SCI interrupt if RDRF or OR = 1

**ILIE — Idle Line Interrupt Enable**

- 0 = IDLE interrupts disabled
- 1 = SCI interrupt if IDLE = 1

**TE — Transmit Enable**

When the transmit enable bit is set, the transmit shift register output is applied to the TxD line. Depending on the state of control bit M (SCCR1), a preamble of 10 (M = 0) or 11 (M = 1) consecutive ones is transmitted when software sets the TE bit from a cleared state. After loading the last byte in the serial communications data register and receiving the TDRE flag, the user can clear TE. Transmission of the last byte will then be completed before the transmitter gives up control of the TxD pin. While the transmitter is active, the data direction register control for port D bit 1 is overridden and the line is forced to be an output.

**RE — Receive Enable**

When the receive enable bit is set, the receiver is enabled. When RE is clear, the receiver is disabled and all of the status bits associated with the receiver (RDRF, IDLE, OR, NF, and FE) are inhibited. While the receiver is enabled, the data direction register control for port D bit 0 is overridden and the line is forced to be an input.

**RWU — Receiver Wake Up**

When the receiver wake-up bit is set by the user's software, it puts the receiver to sleep and enables the "wake up" function. If the WAKE bit is cleared, RWU is cleared by the SCI logic after receiving 10 (M = 0) or 11 (M = 1) consecutive ones. If the WAKE bit is set, RWU is cleared by the SCI logic after receiving a data word whose MSB is set.

**SBK — Send Break**

If the send break bit is toggled set and cleared, the transmitter sends 10 (M = 0) or 11 (M = 1) zeros and then reverts to idle or sending data. If SBK remains set, the transmitter will continually send whole blocks of zeros (sets of 10 or 11) until cleared. At the completion of the break code, the transmitter sends at least one high bit to guarantee recognition of a valid start bit. If the transmitter is currently empty and idle, setting and clearing SBK is likely to queue two character times of break because the first break transfers almost immediately to the shift register and the second is then queued into the parallel transmit buffer.



**NF** — Noise Flag

The noise flag bit is set if there is noise on any of the received bits, including the start and stop bits. The NF bit is not set until the RDRF flag is set. The NF bit is cleared when the SCSR is read (with NF set), followed by a read of the SCDR.

**FE** — Framing Error

The framing error bit is set when no stop bit was detected in the received data character. The FE bit is set at the same time as the RDRF is set. If the byte received causes both framing and overrun errors, the processor will only recognize the overrun error. The framing error flag inhibits further transfer of data into the SCDR until it is cleared. The FE bit is cleared when the SCSR is read (with FE equal to one) followed by a read of the SCDR.

**Bit 0** — Not Implemented

This bit always reads zero.

**5.8.5 Baud Rate Register (BAUD)**

The baud rate register selects the different baud rates which may be used as the rate control for the transmitter and receiver. The SCP[0:1] bits function as a prescaler for the SCR[0:2] bits. Together, these five bits provide multiple baud rate combinations for a given crystal frequency.



**TCLR** — Clear Baud Rate Counters (Test)

This bit is used to clear the baud rate counter chain during factory testing. TCLR is zero and cannot be set while in normal operating modes.

**SCP1 and SCP0** — SCI Baud Rate Prescaler Selects

The E clock is divided by the factors shown in **Table 5-1**. This prescaled output provides an input to a divider which is controlled by the SCR2-SCR0 bits.

**Table 5-1 First Prescaler Stage**

SCP1	SCP0	Internal Processor Clock Divided By
0	0	1
0	1	3
1	0	4
1	1	13

**SCR2, SCR1, and SCR0** — SCI Baud Rate Selects

These three bits select the baud rates for both the transmitter and the receiver. The prescaler output described above is further divided by the factors shown in **Table 5-2**.


**Table 5-2 Second Prescaler Stage**

SCR2	SCR1	SCR0	Prescaler Output Divided By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

**RCKB** — SCI Baud Rate Clock Check (Test)

This bit is used during factory testing to enable the exclusive-OR of the receiver clock and transmitter clock to be driven out the TxD pin. RCKB is zero and cannot be set while in normal operating modes.

The diagram shown in **Figure 5-7** and the data given in **Table 5-3** and **Table 5-4** illustrate the divider chain used to obtain the baud rate clock. Note that there is a fixed rate divide-by-16 between the receive clock (RT) and the transmit clock (Tx). The actual divider chain is controlled by the combined SCP[1:0] and SCR[2:0] bits in the baud rate register as illustrated.



**Figure 5-7 Rate Generator Division**

**Table 5-3 Prescaler Highest Baud Rate Frequency Output**

SCP Bit	Clock* Divided By	Crystal Frequency (MHz)	Crystal Frequency (MHz)	Crystal Frequency (MHz)
1	0	12.0	8.3886	8.0
0	0	187.50 K Baud	131.072 K Baud	125.000 K Baud
0	1	62.50 K Baud	43.690 K Baud	41.666 K Baud
1	0	46.875 K Baud	32.768 K Baud	31.250 K Baud
1	1	14.423 K Baud	10.082 K Baud	9.600 Baud
				5.907 K Baud
				4.800 Baud
				4.9152
				4.0
				3.6864
				62.50 K Baud
				20.833 K Baud
				15.625 K Baud
				14.40 K Baud
				4430 Baud

\*The clock in the "Clock Divided By" column is the internal processor clock



**7 ANALOG-TO-DIGITAL CONVERTER**

The MC68HC11A8 includes an 8-channel, multiplexed-input, successive approximation, analog-to-digital (A/D) converter with sample and hold to minimize conversion errors caused by rapidly changing input signals. Two dedicated lines ( $V_{RL}$ ,  $V_{RH}$ ) are provided for the reference voltage inputs. These pins may be connected to a separate or isolated power supply to ensure full accuracy of the A/D conversion. The 8-bit A/D converter has a total error of  $\pm 1$  LSB which includes  $\pm 1/2$  LSB of quantization error and accepts analog inputs which range from  $V_{RL}$  to  $V_{RH}$ . Smaller analog input ranges can also be obtained by adjusting  $V_{RH}$  and  $V_{RL}$  to the desired upper and lower limits. Conversion is specified and tested for  $V_{RL} = 0$  V and  $V_{RH} = 5$  V  $\pm 10\%$ ; however, laboratory characterization over the full temperature range indicates little or no degradation with  $V_{RH}-V_{RL}$  as low as 2.5 to 3 V. The A/D system can be operated with  $V_{RH}$  below  $V_{DD}$  and/or  $V_{RL}$  above  $V_{SS}$  as long as  $V_{RH}$  is above  $V_{RL}$  by enough to support the conversions (2.5 to 5.0 V). Each conversion is accomplished in 32 MCU E clock cycles, provided the E clock rate is greater than 750 kHz. For systems which operate at clock rates less than 750 kHz, an internal R-C oscillator must be used to clock the A/D system. The internal R-C oscillator is selected by setting the CSEL bit in the OPTION register.

**NOTE**

Only four A/D input channels are available in the 48-pin version.

**7.1 Conversion Process**

The A/D converter is ratiometric. An input voltage equal to  $V_{RL}$  converts to \$00 and an input voltage equal to  $V_{RH}$  converts to \$FF (full scale), with no overflow indication. For ratiometric conversions, the source of each analog input should use  $V_{RH}$  as the supply voltage and be referenced to  $V_{RL}$ .

Figure 7-1 shows the detailed sequence for a set of four conversions. This sequence begins one E clock cycle after a write to the A/D control/status register (ADCTL). Figure 7-2 shows a model of the port E A/D channel inputs. This model is useful for understanding the effects of external circuitry on the accuracy of A/D conversions.

**7.2 Channel Assignments**

A multiplexer allows the single A/D converter to select one of sixteen analog signals. Eight of these channels correspond to port E input lines to the MCU, four of the channels are for internal reference points or test functions, and four channels are reserved for future use. Table 7-1 shows the signals selected by the four channel select control bits.

**NOTE**

The divided frequencies shown in Table 5-3 represent baud rates which are the highest transmit baud rate (1X) that can be obtained by a specific crystal frequency and only using the prescaler division. Lower baud rates may be obtained by providing a further division using the SCI rate select bits as shown below for some representative prescaler outputs.

**Table 5-4 Transmit Baud Rate Output for a Given Prescaler Output**

SCR Bit	Divided By	Representative Highest Prescaler Baud Rate Output							
		131.072 K Baud	32.768 K Baud	76.80 K Baud	19.20 K Baud	9600 Baud	4800 Baud	2400 Baud	1200 Baud
2 1 0	1	131.072 K Baud	32.768 K Baud	76.80 K Baud	19.20 K Baud	9600 Baud	4800 Baud	2400 Baud	1200 Baud
0 0 0	2	65.536 K Baud	16.384 K Baud	38.40 K Baud	9600 Baud	4800 Baud	2400 Baud	1200 Baud	600 Baud
0 1 0	4	32.768 K Baud	8.192 K Baud	19.20 K Baud	4800 Baud	2400 Baud	1200 Baud	600 Baud	300 Baud
0 1 1	8	16.384 K Baud	4.096 K Baud	9600 Baud	2400 Baud	1200 Baud	600 Baud	300 Baud	150 Baud
1 0 0	16	8.192 K Baud	2.048 K Baud	4800 Baud	1200 Baud	600 Baud	300 Baud	150 Baud	75 Baud
1 0 1	32	4.096 K Baud	1.024 K Baud	2400 Baud	600 Baud	300 Baud	150 Baud	75 Baud	—
1 1 0	64	2.048 K Baud	512 Baud	1200 Baud	300 Baud	150 Baud	75 Baud	—	—
1 1 1	128	1.024 K Baud	256 Baud	600 Baud	150 Baud	75 Baud	—	—	—

**NOTE**

Table 5-4 illustrates how the SCI select bits can be used to provide lower transmitter baud rates by further dividing the prescaler output frequency. The five examples are only representative samples. In all cases, the baud rates shown are transmit baud rates (transmit clock) and the receiver clock is 16 times higher in frequency than the actual baud rate.


MC68HC11A8 TECHNICAL DATA  
ANALOG-TO-DIGITAL CONVERTER  
MOTOROLA 7-1

MC68HC11A8 TECHNICAL DATA  
SERIAL COMMUNICATIONS INTERFACE  
MOTOROLA 5-13




**7.3 Single-Channel Operation**

There are two variations of single-channel operation. In the first variation (SCAN = 0), the single selected channel is converted four consecutive times with the first result being stored in A/D result register 1 (ADR1) and the fourth result being stored in register ADR4. After the fourth conversion is complete, all conversion activity is halted until a new conversion command is written to the ADCTL register. In the second variation (SCAN = 1), conversions continue to be performed on the selected channel with the fifth conversion being stored in register ADR1 (overwriting the first conversion result), the sixth conversion overwrites ADR2, and so on.



**Figure 7-1 A/D Conversion Sequence**



\* THIS ANALOG SWITCH IS CLOSED ONLY DURING THE 12-CYCLE SAMPLE TIME.

**Figure 7-2 A/D Pin Model**

**7.4 Multiple-Channel Operation**

There are two variations in multiple-channel operation. In the first variation (SCAN = 0), the selected group of four channels are converted, one time each, with the first result being stored in register ADR1 and the fourth result being stored in register ADR4. After the fourth conversion is complete, all conversion activity is halted until a new conversion command is written to the ADCTL register. In the second variation (SCAN = 1), conversions continue to be performed on the selected group of channels with the fifth conversion being stored in register ADR1 (replacing the earlier conversion result for the first channel in the group), the sixth conversion overwrites ADR2, and so on.


MOTOROLA  
7-2  
ANALOG-TO-DIGITAL CONVERTER  
MC68HC11A8  
TECHNICAL DATA

**7.5 Operation in STOP and WAIT Modes**

If a conversion sequence is still in process when either the STOP or WAIT mode is entered, the conversion of the current channel is suspended. When the MCU resumes normal operation, that channel will be re-sampled and the conversion sequence resumed. As the MCU exits the WAIT mode, the A/D circuits are stable and valid results can be obtained on the first conversion. However, in STOP mode, all analog bias currents are disabled and it becomes necessary to allow a stabilization period when leaving the STOP mode. If the STOP mode is exited with a delay, there will be enough time for these circuits to stabilize before the first conversion. If the STOP mode is exited with no delay (DLY bit in OPTION register equal to zero), sufficient time must be allowed for the A/D circuitry to stabilize to avoid invalid results (see 7.8 A/D Power-Up and Clock Select).

**7.6 A/D Control/Status Register (ADCTL)**

All bits in this register may be read or written, except bit 7 which is a read-only status indicator and bit 6 which always reads as a zero.



**CCF — Conversions Complete Flag**

This read-only status indicator is set when all four A/D result registers contain valid conversion results. Each time the ADCTL register is written, this bit is automatically cleared to zero and a conversion sequence is started. In the continuous modes, conversions continue in a round-robin fashion and the result registers continue to be updated with current data even though the CCF bit remains set.

**NOTE**

The user must write to register ADCTL to initiate conversion. To abort a conversion in progress, write to the ADCTL register and a new conversion sequence is initiated immediately.

**Bit 6 — Not Implemented**  
This bit always reads zero.

**SCAN — Continuous Scan Control**

When this control bit is clear, the four requested conversions are performed once to fill the four result registers. When this control bit is set, conversions continue in a round-robin fashion with the result registers being updated as data becomes available.

**MULT — Multiple-Channel/Single Channel Control**

When this bit is clear, the A/D system is configured to perform four consecutive conversions on the single channel specified by the four channel select bits CD through CA (bits [3:0] of the ADCTL register). When this bit is set, the A/D system is configured to perform a conversion on each of four channels where each result register corresponds to one channel.

MC68HC11A8  
7-3  
ANALOG-TO-DIGITAL CONVERTER  
MOTOROLA  
TECHNICAL DATA



**CAUTION**

When the multiple channel continuous scan mode is used, extra care is needed in the design of circuitry driving the A/D inputs. Refer to the A/D Pin Model and A/D Conversion Sequence figures in addition to the following discussion. The charge on the capacitive DAC array prior to the sample time is related to the voltage on the previously converted channel. A charge share situation exists between the internal DAC capacitance and the external circuit capacitance. Although the amount of charge involved is small the rate at which it is repeated is every 64 microseconds for an E clock of 2 MHz. The RC charging rate of the external circuit must be balanced against this charge sharing effect to avoid accuracy errors.

- CD — Channel Select D
- CC — Channel Select C
- CB — Channel Select B
- CA — Channel Select A

These four bits are used to select one of 16 A/D channels (see **Table 7-1**). When a multiple channel mode is selected (MULT = 1), the two least-significant channel select bits (CB and CA) have no meaning and the CD and CC bits specify which group of four channels are to be converted. The channels selected by the four channel select control bits are shown in **Table 7-1**.

**Table 7-1 Analog-to-Digital Channel Assignments**

CD	CC	CB	CA	Channel Signal	Result in ADRx if MULT=1
0	0	0	0	AN0	ADR1
0	0	0	1	AN1	ADR2
0	0	1	0	AN2	ADR3
0	0	1	1	AN3	ADR4
0	1	0	0	AN4*	ADR1
0	1	0	1	AN5*	ADR2
0	1	1	0	AN6*	ADR3
0	1	1	1	AN7*	ADR4
1	0	0	0	Reserved	ADR1
1	0	0	1	Reserved	ADR2
1	0	1	0	Reserved	ADR3
1	0	1	1	Reserved	ADR4
1	1	0	0	V <sub>RH</sub> Pin**	ADR1
1	1	0	1	V <sub>RL</sub> Pin**	ADR2
1	1	1	0	(V <sub>RH</sub> )/2**	ADR3
1	1	1	1	Reserved**	ADR4

\*Not available in 48-pin package versions.

\*\*This group of channels used during factory test.

**7.7 A/D Result Registers 1, 2, 3, and 4 (ADR1, ADR2, ADR3, and ADR4)**

The A/D result registers are read-only registers used to hold an 8-bit conversion result. Writes to these registers have no effect. Data in the A/D result registers is valid when the CCF flag bit in the ADCTL register is set, indicating a conversion sequence is complete. If conversion results are needed sooner refer to **Figure 7-1**. For example the ADR1 result is valid 33 cycles after an ADCTL write. Refer to the A/D channel assignments in **Table 7-1** for the relationship between the channels and the result registers.

**7.8 A/D Power-Up and Clock Select**

A/D power-up is controlled by bit 7 (ADPU) of the OPTION register. When ADPU is cleared, power to the A/D system is disabled. When ADPU is set, the A/D system is enabled. A delay of as much as 100 microseconds is required after turning on the A/D converter to allow the analog bias voltages to stabilize.

Clock select is controlled by bit 6 (CSEL) of the OPTION register. When CSEL is cleared, the A/D system uses the system E clock. When CSEL is set, the A/D system uses an internal R-C clock source, which runs at about 1.5 MHz. The MCU E clock is not suitable to drive the A/D system if it is operating below 750 kHz, in which case the R-C internal clock should be selected. A delay of 10 ms is required after changing CSEL from zero to one to allow the R-C oscillator to start and internal bias voltages to settle. Refer to **9.1.5 Configuration Options Register (OPTION)** for additional information. Note that the CSEL control bit also enables a separate R-C oscillator to drive the EEPROM charge pump.

When the A/D system is operating with the MCU E clock, all switching and comparator operations are synchronized to the MCU clocks. This allows the comparator results to be sampled at quiet clock times to minimize noise errors. The internal R-C oscillator is asynchronous to the MCU clock so noise will affect A/D results more while CSEL = 1.



The result obtained by an input capture corresponds to the value of the counter one E clock cycle after the transition which triggered the edge-detection logic. The selected edge transition sets the ICxP bit in timer interrupt flag register 1 (TFLG1) and can cause an interrupt if the corresponding ICxI bit(s) is (are) set in the timer interrupt mask register 1 (TMSK1). A read of the input capture register's most significant byte inhibits captures for one E cycle to allow a double-byte read of the full 16-bit register.

### 8.1.3 Output Compare

All output compare registers are 16-bit read/write registers which are initialized to \$FFFF by reset. They can be used as output waveform controls or as elapsed time indicators. If an output compare register is not used, it may be used as a storage location.

All output compare registers have a separate dedicated comparator for comparing against the free-running counter. If a match is found, the corresponding output compare flag (OCxF) bit in TFLG1 is set and a specified action is automatically taken. For output compare functions two through five the automatic action is controlled by pairs of bits (OMx and OLx) in the timer control register 1 (TCTL1). Each pair of control bits are encoded to specify the output action to be taken as a result of a successful OCx compare. The output action is taken on each successful compare regardless of whether or not the OCxF flag was previously clear.

An interrupt can also accompany a successful output compare, provided that the corresponding interrupt enable bit (OCxI) is set in TMSK1.

After a write cycle to the most significant byte, output compares are inhibited for one E cycle in order to allow writing two consecutive bytes before making the next comparison. If both bytes of the register are to be changed, a double-byte write instruction should be used in order to take advantage of the compare inhibit feature.

Writes can be made to either byte of the output compare register without affecting the other byte.

A write-only register, timer compare force (CFORC), allows forced compares. Five of the bit positions in the CFORC register correspond to the five output compares. To force a compare, or compares, a write is done to CFORC register with the associated bits set for each output compare that is to be forced. The action taken as a result of a forced compare is the same as if there was a match between the OCx register and the free-running counter, except that the corresponding interrupt status flag bits are not set. Output actions are synchronized to the prescaled timer clock so there could be as much as 16 E clock cycles of delay between the write to CFORC and the output action.

### 8.1.4 Output Compare 1 I/O Pin Control

Unlike the other four output compares, output compare 1 can automatically affect any or all of the five output pins (bits 3-7) in port A as a result of a successful compare between the OC1 register and the 16-bit free-running counter. The two 5-bit registers used in conjunction with this function are the output compare 1 mask register (OC1M) and the output compare 1 data register (OC1D).

MOTOROLA      PROGRAMMABLE TIMER, RTI, AND PULSE ACCUMULATOR      MC68HC11A8  
8-2      TECHNICAL DATA

## B

### 8 PROGRAMMABLE TIMER, RTI, AND PULSE ACCUMULATOR

This section describes the 16-bit programmable timer, the real time interrupt, and the pulse accumulator system.

#### 8.1 Programmable Timer

The timer has a single 16-bit free-running counter which is clocked by the output of a four-stage prescaler (divide by 1, 4, 8, or 16), which is in turn driven by the MCU E clock. Input functions are called input captures. These input captures record the count from the free-running counter in response to a detected edge on an input line. Output functions, called output compares, cause an output action when there is a match between a 16-bit output-compare register and the free-running counter. This timer system has three input capture registers and five output compare registers.

##### 8.1.1 Counter

The key element in the timer system is a 16-bit free-running counter, or timer counter register. After reset, the MCU is configured to use the E clock as the input to the free-running counter. Initialization software may optionally reconfigure the system to use one of the three prescaler values. The prescaler control bits can only be written once during the first 64 cycles after a reset. Software can read the counter at any time without affecting its value because it is clocked and read during opposite phases of the E clock.

A counter read should first address the most significant byte. An MPU read of this address causes the least significant byte to be transferred to a buffer. This buffer is not affected by reset and is accessed when reading the least significant byte of the counter. For double byte read instructions, the two accesses occur on consecutive bus cycles.

The counter is cleared to \$0000 during reset and is a read-only register with one exception. In test modes only, any MPU write to the most significant byte presets the counter to \$FFF8 regardless of the value involved in the write.

When the count changes from \$FFFF to \$0000, the timer overflow flag (TOF) bit is set in timer interrupt flag register 2 (TFLG2). An interrupt can be enabled by setting the interrupt enable bit (TOI) in timer interrupt mask register 2 (TMSK2).

##### 8.1.2 Input Capture

The input capture registers are 16-bit read-only registers which are not affected by reset and are used to latch the value of the counter when a defined transition is sensed by the corresponding input capture edge detector. The level transition which triggers counter transfer is defined by the corresponding input edge bits (EDGxP, EDGxA) in TCTL2.

MC68HC11A8      PROGRAMMABLE TIMER, RTI, AND PULSE ACCUMULATOR      MOTOROLA  
8-1      TECHNICAL DATA

Register OC1M is used to specify the bits of port A (I/O and timer port) which are to be affected as a result of a successful OC1 compare. Register OC1D is used to specify the data which is to be stored to the affected bits of port A as the result of a successful OC1 compare. If an OC1 compare and another output compare occur during the same E cycle and both attempt to alter the same port A line, the OC1 compare prevails.

This function allows control of multiple I/O pins automatically with a single output compare.

Another intended use for the special I/O pin control on output compare 1 is to allow more than one output compare to control a single I/O pin. This allows pulses as short as one E clock cycle to be generated.

**8.1.5 Timer Compare Force Register (CFORC)**

The timer compare force register is used to force early output compare actions. The CFORC register is an 8-bit write-only register. Reads of this location have no meaning and always return logic zeros. Note that the compare force function is not generally recommended for use with the output toggle function because a normal compare occurring immediately before or after the force may result in undesirable operation.

\$100B	7	6	5	4	3	2	1	0	CFORC
RESET	FOC1	FOC2	FOC3	FOC4	FOC5	0	0	0	0

**FOC1-FOC5 — Force Output Compare x Action**

- 0 = Has no meaning
- 1 = Causes action programmed for output compare x, except the OCxF flag bit is not set.

Bits 2-0 — Not Implemented  
These bits always read zero.

**8.1.6 Output Compare 1 Mask Register (OC1M)**

This register is used in conjunction with output compare 1 to specify the bits of port A which are affected as a result of a successful OC1 compare.

\$100C	7	6	5	4	3	2	1	0	OC1M
RESET	OC1M7	OC1M6	OC1M5	OC1M4	OC1M3	0	0	0	0

The bits of the OC1M register correspond bit-for-bit with the lines of port A (lines 7 through 3 only). For each bit that is affected by the successful compare, the corresponding bit in OC1M should be set to one.

Note that the pulse accumulator function shares line 7 of port A. If the DDRAY bit in the pulse accumulator control register (PACTL) is set, then port A line 7 is configured as an output and OC1 can obtain access by setting OC1M bit 7. In this condition if the PAEN bit in the PACTL register is set, enabling the pulse accumulator input, then OC1 compares cause a write of OC1D bit 7 to an internal latch, and the output of that latch drives the pin and the pulse accumulator input. This action can then cause the pulse accumulator to take the appropriate action (pulse count or gate modes).

**8.1.7 Output Compare 1 Data Register (OC1D)**

This register is used in conjunction with output compare 1 to specify the data which is to be stored to the affected bits of port A as the result of a successful OC1 compare.

\$100D	7	6	5	4	3	2	1	0	OC1D
RESET	OC1D7	OC1D6	OC1D5	OC1D4	OC1D3	0	0	0	0

The bits of the OC1D register correspond bit-for-bit with the lines of port A (lines 7 thru 3 only). When a successful OC1 compare occurs, for each bit that is set in OC1M, the corresponding data bit in OC1D is stored in the corresponding bit of port A. If there is a conflicting situation where an OC1 compare and another output compare function occur during the same E cycle with both attempting to alter the same port A line, the OC1 action prevails.

**8.1.8 Timer Control Register 1 (TCTL1)**

\$1020	7	6	5	4	3	2	1	0	TCTL1
RESET	OM2	OL2	OM3	OL3	OM4	OL4	OM5	OL5	0

OM2, OM3, OM4, and OM5 — Output Mode  
OL2, OL3, OL4, and OL5 — Output Level

These two control bits (OMx and OLx) are encoded to specify the output action taken as a result of a successful OCx compare.

OMx	OLx	Action Taken Upon Successful Compare
0	0	Timer disconnected from output pin logic
0	1	Toggle OCx output line
1	0	Clear OCx output line to zero
1	1	Set OCx output line to one



### 8.1.9 Timer Control Register 2 (TCTL2)

\$1021	7	6	5	4	3	2	1	0	TCTL2
RESET	0	0	0	0	0	0	0	0	
	EDG1B	EDG1A	EDG2B	EDG2A	EDG3B	EDG3A	EDG3B	EDG3A	

Bits 7-6 — Not Implemented

These bits always read zero.

EDGxB and EDGxA — Input Capture x Edge Control.

These two bits (EDGxB and EDGxA) are cleared to zero by reset and are encoded to configure the input sensing logic for input capture x as follows:

EDGxB	EDGxA	Configuration
0	0	Capture disabled
0	1	Capture on rising edges only
1	0	Capture on falling edges only
1	1	Capture on any (rising or falling) edge

#### 8.1.10 Timer Interrupt Mask Register 1 (TMSK1)

\$1022	7	6	5	4	3	2	1	0	TMSK1
RESET	0	0	0	0	0	0	0	0	
	OC1I	OC2I	OC3I	OC4I	OC5I	IC1I	IC2I	IC3I	

OCxI — Output Compare x Interrupt

If the OCxI enable bit is set when the OCxF flag bit is set, a hardware interrupt sequence is requested.

ICxI — Input Capture x Interrupt

If the ICxI enable bit is set when the ICxF flag bit is set, a hardware interrupt sequence is requested.

#### 8.1.11 Timer Interrupt Flag Register 1 (TFLG1)

Timer interrupt flag register 1 is used to indicate the occurrence of timer system events, and together with the TMSK1 register allows the timer subsystem to operate in a polled or interrupt driven system. For each bit in TFLG1, there is a corresponding bit in TMSK1 in the same bit position. If the mask bit is set, each time the conditions for the corresponding flag are met, a hardware interrupt sequence is requested as well as the flag bit being set.

These timer system status flags are cleared by writing a one to the bit positions corresponding to the flag(s) which are to be cleared. Bit manipulation instructions would be inappropriate for flag clearing because they are read-modify-write instructions. Even though the instruction mask implies that the programmer is only interested in some of the bits in the manipulated location, the entire location is actually read and rewritten which may clear other bits in the register.

MC68HC11A8  
TECHNICAL DATA

PROGRAMMABLE TIMER, RTI, AND PULSE ACCUMULATOR  
8-5

MOTOROLA

\$1023	7	6	5	4	3	2	1	0	TFLG1
RESET	0	0	0	0	0	0	0	0	
	OC1F	OC2F	OC3F	OC4F	OC5F	IC1F	IC2F	IC3F	

OCxF — Output Compare x Flag

This flag bit is set each time the timer counter matches the output compare register x value. A write of a zero does not affect this bit. A write of a one causes this bit to be cleared.

ICxF — Input Capture x Flag

This flag is set each time a selected active edge is detected on the ICx input line. A write of a zero does not affect this bit. A write of a one causes this bit to be cleared.

#### 8.1.12 Timer Interrupt Mask Register 2 (TMSK2)

Timer interrupt mask register 2 is used to control whether or not a hardware interrupt sequence is requested as a result of a status bit being set in timer interrupt flag register 2. In addition, two timer prescaler bits are included in this register. For each of the four most significant bits in timer flag register 2, (TFLG2), there is a corresponding bit in the timer mask register 2 (TMSK2) in the same bit position.

\$1024	7	6	5	4	3	2	1	0	TMSK2
RESET	0	0	0	0	0	0	0	0	
	TOI	RTII	PAOVI	PAII	PR1	PR0			

TOI — Timer Overflow Interrupt Enable

0 = TOF interrupts disabled

1 = Interrupt requested when TOF = 1

RTII — RTI Interrupt Enable

0 = RTIF interrupts disabled

1 = Interrupt requested when RTIF = 1

PAOVI — Pulse Accumulator Overflow Interrupt Enable

0 = PAOVF interrupts disabled

1 = Interrupt requested when PAOVF = 1

PAII — Pulse Accumulator Input Interrupt Enable

0 = PAIF interrupts disabled

1 = Interrupt requested when PAIF = 1

Bits 3 and 2 — Not Implemented

These bits always read zero.

MC68HC11A8  
TECHNICAL DATA

MOTOROLA  
8-6

PROGRAMMABLE TIMER, RTI, AND PULSE ACCUMULATOR  
MC68HC11A8  
TECHNICAL DATA



**PR1 and PR0 — Timer Prescaler Selects**

These two bits may be read at any time but may only be written during initialization. Writes are disabled after the first write or after 64 E cycles out of reset. If the MCU is in special test or special bootstrap mode, then these two bits may be written any time. These two bits specify the timer prescaler divide factor.

PR1	PR0	Prescaler
0	0	+1
0	1	+4
1	0	+8
1	1	+16

**8.1.13 Timer Interrupt Flag Register 2 (TFLG2)**

Timer interrupt flag register 2 is used to indicate the occurrence of timer system events and, together with the TMSK2 register, allows the timer subsystems to operate in a polled or interrupt driven system. For each bit in timer flag register 2 (TFLG2), there is a corresponding bit in timer mask register 2 (TMSK2) in the same bit position. If the enable bit is set each time the conditions for the corresponding flag are met, a hardware interrupt sequence is requested as well as the flag bit being set.

The timer system status flags are cleared by writing a one to the bit positions corresponding to the flag(s) which are to be cleared. Bit manipulation instructions would be inappropriate for flag clearing because they are read-modify-write instructions. Even though the instruction mask implies that the programmer is only interested in some of the bits in the manipulated location, the entire location is actually read and rewritten which may clear other bits in the register.

\$1025	TOF	RTIF	PAOVF	PAIF	PAIF	PAIF	PAIF	PAIF	PAIF	TFLG2
RESET	0	0	0	0	0	0	0	0	0	0

**TOF — Timer Overflow**

This bit is cleared by reset. It is set to one each time the 16-bit free-running counter advances from a value of \$FFFF to \$0000. This bit is cleared by a write to the TFLG2 register with bit 7 set.

**RTIF — Real Time Interrupt Flag**

This bit is set at each rising edge of the selected tap point. This bit is cleared by a write to the TFLG2 register with bit 6 set.

**PAOVF — Pulse Accumulator Overflow Interrupt Flag**

This bit is set when the count in the pulse accumulator rolls over from \$FF to \$00. This bit is cleared by a write to the TFLG2 register with bit 5 set.

**PAIF — Pulse Accumulator Input Edge Interrupt Flag**  
This bit is set when an active edge is detected on the PAI input pin. This bit is cleared by a write to the TFLG2 register with bit 4 set.

**Bits 3-0 — Not Implemented**  
These bits always read zero.

**8.2 Real-Time Interrupt**

The real-time interrupt feature on the MCU is configured and controlled by using two bits (RTR1 and RTR0) in the PACTL register to select one of four interrupt rates. The RTII bit in the TMSK2 register enables the interrupt capability. Every timeout causes the RTIF bit in TFLG2 to be set, and if RTII is set, an interrupt request is generated. After reset, one entire real time interrupt period elapses before the RTIF flag is set for the first time.

**8.3 Pulse Accumulator**

The pulse accumulator is an 8-bit read/write counter which can operate in either of two modes (external event counting or gated time accumulation) depending on the state of the PAMOD control bit in the PACTL register. In the event counting mode, the 8-bit counter is clocked to increasing values by an external pin. The maximum clocking rate for the external event counting mode is E clock divided by two. In the gated time accumulation mode, a free-running E clock/64 signal drives the 8-bit counter, but only while the external PAI input pin is enabled.

The pulse accumulator uses port A bit 7 as its PAI input, but this pin also shares function as a general purpose I/O pin and as a timer output compare pin. Normally port A bit 7 would be configured as an input when being used for the pulse accumulator. Note that even when port A bit 7 is configured for output, this pin still drives the input to the pulse accumulator.

**8.3.1 Pulse Accumulator Control Register (PACTL)**

Four bits in this register are used to control an 8-bit pulse accumulator system and two other bits are used to select the rate for the real time interrupt system.

\$1026	DDRA7	PAEN	PAMOD	PEDGE	PAIF	PAIF	PAIF	PAIF	PAIF	RTR0	RTR1	RTR0	PACTL
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0

**DDRA7 — Data Direction for Port A Bit 7**

0 = Input only  
1 = Output

**PAEN — Pulse Accumulator System Enable**

0 = Pulse accumulator off  
1 = Pulse accumulator on



PAMOD — Pulse Accumulator Mode  
 0 = External event counting  
 1 = Gated time accumulation

PEDGE — Pulse Accumulator Edge Control

This bit has different meanings depending on the state of the PAMOD bit.

PAMOD	PEDGE	Action on Clock
0	0	PAI Falling Edge Increments the Counter
0	1	PAI Rising Edge Increments the Counter
1	0	A zero on PAI Inhibits Counting
1	1	A one on PAI Inhibits Counting

Bits 3-2 — Not Implemented

These bits always read zero.

RTR1 and RTR0 — RTI Interrupt Rate Selects

These two bits select one of four rates for the real time periodic interrupt circuit (see **Table 8-1**). Reset clears these two bits and after reset, a full RTI period elapses before the first RTI interrupt.

( B

**Table 8-1 Real Time Interrupt Rate versus RTR1 and RTR0**

RTR1	RTR0	Rate	XTAL = 12.0 MHz	XTAL = 8.0 MHz	XTAL = 4.9152 MHz	XTAL = 4.0 MHz	XTAL = 3.6864 MHz
0	0	$2^{13} \div E$	8.192 ms	4.10 ms	6.67 ms	8.19 ms	8.89 ms
0	1	$2^{14} \div E$	16.384 ms	8.19 ms	13.33 ms	16.38 ms	17.78 ms
1	0	$2^{15} \div E$	32.768 ms	16.38 ms	26.67 ms	32.77 ms	35.56 ms
1	1	$2^{16} \div E$	65.536 ms	31.25 ms	53.33 ms	65.54 ms	71.11 ms
		E =	3.0 MHz	2.1 MHz	1.2288 MHz	1.0 MHz	921.6 kHz

**9.1.4 Clock Monitor Reset**

The clock monitor function is enabled by the CME control bit in the OPTION register. When CME is clear, the monitor function is disabled. When the CME bit is set, the clock monitor function detects the absence of an E clock for more than a certain period of time. The timeout period is dependent on processing parameters and will be between 5 and 100 microseconds. This means that an E-clock rate of 200 kHz or more will never cause a clock monitor failure and an E-clock rate of 10 kHz or less will definitely cause a clock monitor failure. This implies that systems operating near or below an E-clock rate of 200 kHz should not use the clock monitor function.

Upon detection of a slow or absent clock, the clock monitor circuit will cause a system reset. This reset is issued to the external system via the bidirectional RESET pin. The clock monitor system has a separate reset vector.

Special considerations are needed when using a STOP function and clock monitor in the same system. Since the STOP function causes the clocks to be halted, the clock monitor function will generate a reset sequence if it is enabled at the time the STOP mode is entered.

The clock monitor is useful as a backup for the COP watchdog timer. Since the watchdog timer requires a clock to function, it will not indicate any failure if the system clocks fail. The clock monitor would detect such a failure and force the MCU to its reset state. Note that clocks are not required for the MCU to reach its reset configuration, although clocks are required to sequence through reset back to the run condition.

**9.1.5 Configuration Options Register (OPTION)**

This is a special purpose 8-bit register that is used (optionally) during initialization to configure internal system configuration options. With the exception of bits 7, 6, and 3 (ADPU, CSEL, and CME) which may be read or written at any time, this register may be written to only once after a reset and thereafter is a read-only register. If no write is performed to this location within 64 E-clock cycles after reset, then bits 5, 4, 1, and 0 (IRQE, DLY, CR1, and CR0) will become read-only to minimize the possibility of any accidental changes to the system configuration (writes will be ignored). While in special test modes, the protection mechanism on this register is preempted and all bits in the OPTION register may be written repeatedly.

\$1039	ADPU	CSEL	IRQE	DLY	CME	CR0	OPTION
RESET	0	0	0	1	0	0	0

**ADPU — A/D Power-up**

This bit controls operations of the on-chip analog-to-digital converter. When ADPU is clear, the A/D system is powered down and conversion requests will not return meaningful information. To use the A/D system, this bit should be set. A 100 microsecond delay is required after ADPU is turned on to allow the A/D system to stabilize.

of reset. The DLY control bit is set to specify that an oscillator start-up delay is imposed upon recovery from STOP mode. The clock monitor system is disabled by CME equal zero.

**9.1.3 Computer Operating Properly (COP) Reset**

The MCU includes a computer operating properly watchdog system to help protect against software failures. To use a COP watchdog timer, a watchdog timer reset sequence must be executed on a regular periodic basis so that the watchdog timer is never allowed to time out.

The internal COP function includes special control bits which permit specification of one of four time out periods and even allows the function to be disabled completely. The COP system has a separate reset vector.

The NOCOP control bit, which determines whether or not a watchdog timeout causes a system reset, is implemented in an EEPROM cell in the CONFIG register. Once programmed, this bit remains set (or cleared) even when no power is applied, and the COP function is enabled or disabled independent of resident software. The NOCOP control bit may be preempted while in special modes to prevent the COP system from causing a hardware reset.

Two other control bits in the OPTION register select one of four timeout durations for the COP timer. The actual timeout period is dependent on the system E clock frequency, but for reference purposes, Table 9-1 shows the relationship between the CR1 and CR0 control bits and the COP timeout period for various system clock frequencies.

**Table 9-1 COP Timeout Period versus CR1 and CR0**

CR1 CR0	Rate	2.1 MHz		2.0 MHz		1.2288 MHz		1.0 MHz		921.6 kHz
		XTAL = 12.0 MHz Timeout -0/+10.9 ms	XTAL = 2 <sup>23</sup> Timeout -0/+15.6 ms	XTAL = 8.0 MHz Timeout -0/+16.4 ms	XTAL = 4.9152 MHz Timeout -0/+26.7 ms	XTAL = 4.9152 MHz Timeout 26.667 ms	XTAL = 4.0 MHz Timeout -0/+32.8 ms	XTAL = 4.0 MHz Timeout 32.768 ms	XTAL = 3.6864 MHz Timeout -0/+35.6 ms	
0 0	2 <sup>15</sup> + E	10.923 ms	15.625 ms	16.384 ms	26.667 ms	106.67 ms	131.07 ms	142.22 ms	142.22 ms	35.556 ms
0 1	2 <sup>17</sup> + E	43.691 ms	62.5 ms	65.536 ms	106.67 ms	524.29 ms	2.1 s	2.276 s	2.276 s	568.89 ms
1 0	2 <sup>19</sup> + E	174.76 ms	250 ms	262.14 ms	426.67 ms	1.707 s	2.1 s	2.276 s	2.276 s	568.89 ms
1 1	2 <sup>21</sup> + E	699.05 ms	1 s	1.049 s	1.707 s	2.1 s	2.1 s	2.276 s	2.276 s	568.89 ms

The default reset condition of the CR1 and CR0 bits is cleared which corresponds to the shortest timeout period.

The sequence required to reset the watchdog timer is:

1. Write \$55 to the COP reset register (COPRST) at \$103A, followed by
2. Write \$AA to the same address.

Both writes must occur in correct order prior to timeout but, any number of instructions may be executed between the writes. The elapsed time between adjacent software reset sequences must never be greater than the COP time out period. Reading the COPRST register does not return meaningful data and does not affect the watchdog timer.



### CSEL — A/D/EE Charge Pump Clock Source Select

This bit determines the clocking source for the on-chip A/D and EEPROM charge pump. When this bit is zero, the MCU E clock drives the A/D system and the EEPROM charge pump. When CSEL is one, on-chip separate R-C oscillators are enabled and clock the systems at about 2 MHz. When running with an E clock below 1 MHz, CSEL must be high to program or erase EEPROM. When operating below 750 kHz E clock rate, CSEL should be high for A/D conversions. A delay of 10 milliseconds is required after CSEL is turned on to allow the A/D system to stabilize.

### IRQE — IRQ Edge/Level Sensitive

This bit may only be written under special circumstances as described above. When this bit is clear, the IRQ pin is configured for level sensitive wired-OR operation (low level) and when it is set, the IRQ pin is configured for edge-only sensitivity (falling edges).

### DLY — STOP Exit Turn-On Delay

This bit may only be written under special circumstances as described above. This bit is set during reset and controls whether or not a relatively long turn-on delay will be imposed before processing can resume after a STOP period. If an external clock source is supplied this delay can be inhibited so that processing can resume within a few cycles of a wake up from STOP mode. When DLY is set, a 4064 E clock cycle delay is imposed to allow oscillator stabilization and when DLY is clear, this delay is bypassed.

### CME — Clock Monitor Enable

This control bit may be read or written at any time and controls whether or not the internal clock monitor circuit will trigger a reset sequence when a slow or absent system clock is detected. When it is clear, the clock monitor circuit is disabled and when it is set, the clock monitor circuit is enabled. Systems operating at or below 200 kHz should not use the clock monitor function. Reset clears the CME bit.

### Bit 2 — Not Implemented

This bit always reads zero.

### CR1 and CR0 — COP Timer Rate Selects

These bits may only be written under special circumstances as described above. Refer to **Table 9-1** for the relationship between CR1:CR0 and the COP timeout period.

## 9.2 Interrupts

When an external or internal (hardware) interrupt occurs, the interrupt is not serviced until the current instruction being executed is completed. Until the current instruction is complete, the interrupt is considered pending. After completion of current instruction execution, unmasked interrupts may be serviced in accordance with an established fixed hardware priority circuit; however, one I-bit related interrupt source may be dynamically elevated to the highest I bit priority position in the hierarchy (see **9.2.5 Highest Priority I Interrupt Register (HPRIO)**).

Seventeen hardware interrupts and one software interrupt (excluding reset type interrupts) can be generated from all of the possible sources. The interrupts can be divided

into two basic categories, maskable and non-maskable. In the MC68HC11A8 fifteen of the interrupts can be masked using the condition code register I bit. In addition to being maskable by the I bit in the condition code register, all of the on-chip interrupt sources are individually maskable by local control bits.

**Table 9-2 IRQ Vector Interrupts**

Interrupt Cause	Local Mask
External Pin	None
Parallel I/O Handshake	STAI

The software interrupt (SWI instruction) is a non-maskable instruction rather than a maskable interrupt source. The illegal opcode interrupt is a non-maskable interrupt. The last interrupt source, external input to the XIRQ pin, is considered a non-maskable interrupt because once enabled, it cannot be masked by software; however, it is masked during reset and upon receipt of an interrupt at the XIRQ pin. **Table 9-2**, **Table 9-3**, and **Table 9-4** provide a list of each interrupt, its vector location in memory, and the actual condition code and control bits that mask it. A discussion of the various interrupts is provided below. **Figure 9-3** shows the interrupt stacking order.

**Table 9-3 Interrupt Vector Assignments**

Vector Address	Interrupt Source	CC Register Mask	Local Mask
FFC0, C1	Reserved	—	—
•	•		
•	•		
FFD4, D5	Reserved	—	—
FFD6, D7	SCI Serial System	I Bit	See Table 9-3
FFD8, D9	SPI Serial Transfer Complete	I Bit	SPIE
FFDA, DB	Pulse Accumulator Input Edge	I Bit	PAII
FFDC, DD	Pulse Accumulator Overflow	I Bit	PAOVI
FFDE, DF	Timer Overflow	I Bit	TOI
FFE0, E1	Timer Output Compare 5	I Bit	OC5I
FFE2, E3	Timer Output Compare 4	I Bit	OC4I
FFE4, E5	Timer Output Compare 3	I Bit	OC3I
FFE6, E7	Timer Output Compare 2	I Bit	OC2I
FFE8, E9	Timer Output Compare 1	I Bit	OC1I
FFEA, EB	Timer Input Capture 3	I Bit	OC3I
FFEC, ED	Timer Input Capture 2	I Bit	OC2I
FFEE, EF	Timer Input Capture 1	I Bit	OC1I
FFF0, F1	Real Time Interrupt	I Bit	RTII
FFF2, F3	XIRQ (External Pin or Parallel I/O)	I Bit	See Table 9-4
FFF4, F5	XIRQ Pin (Pseudo Non-Maskable Interrupt)	X Bit	None
FFF6, F7	SWI	None	None
FFF8, F9	Illegal Opcode Trap	None	None
FFFA, FB	COP Failure (Reset)	None	NOCOP
FFFC, FD	COP Clock Monitor Fail (Reset)	None	CME
FFFE, FF	RESET	None	None

MC68HC11A8  
TECHNICAL DATA

RESETS, INTERRUPTS, AND LOW POWER MODES

MOTOROLA  
9-7

MOTOROLA  
9-8

RESETS, INTERRUPTS, AND LOW POWER MODES

MC68HC11A8  
TECHNICAL DATA

bit related interrupt structure has no effect on the X bit, the external XIRQ pin remains effectively non-masked. In the interrupt priority logic, the XIRQ interrupt is a higher priority than any source that is maskable by the I bit. All I bit related interrupts operate normally with their own priority relationship. When an I bit related interrupt occurs, the I bit is automatically set by hardware after stacking the condition code register byte, but the X bit is not affected. When an X bit related interrupt occurs, both the X bit and the I bit are automatically set by hardware after stacking the condition code register. An RTI (return from interrupt) instruction restores the X and I bits to their pre-interrupt request state.

9.2.4 Priority Structure

Interrupts obey a fixed hardware priority circuit to resolve simultaneous requests: however, one I bit related interrupt source may be elevated to the highest I bit priority position in the resolution circuit. The first six interrupt sources are not masked by the I bit in the condition code register and have the fixed priority interrupt relationship of: reset, clock monitor fail, COP fail, illegal opcode, and XIRQ. (SWI is actually an instruction and has highest priority other than reset in the sense that once the SWI opcode is fetched, no other interrupt can be honored until the SWI vector has been fetched). Each of these sources is an input to the priority resolution circuit. The highest I bit masked priority input to the resolution circuit is assigned under software control (of the HPRIO register) to be connected to any one of the remaining I bit related interrupt sources. In order to avoid timing races, the HPRIO register may only be written while the I bit related interrupts are inhibited (I bit in condition code register is a logic one). An interrupt that is assigned to this high priority position is still subject to masking by any associated control bits or the I bit in the condition code register. The interrupt vector address is not affected by assigning a source to this higher priority position.

Figure 9-4, Figure 9-5, and Figure 9-6 illustrate the interrupt process as it relates to normal processing. Figure 9-4 shows how the CPU begins from a reset and how interrupt detection relates to normal opcode fetches. Figure 9-5 is an expansion of a block in Figure 9-4 and shows how interrupt priority is resolved. Figure 9-6 is an expansion of the SCI interrupt block in Figure 9-5. Figure 9-6 shows the resolution of interrupt sources within the SCI subsystem.

9.2.5 Highest Priority I Interrupt Register (HPRIO)

This register is used to select one of the I bit related interrupt sources to be elevated to the highest I bit masked position in the priority resolution circuit. In addition, four miscellaneous system control bits are included in this register.



REBOOT — Read Bootstrap ROM

The read bootstrap ROM bit only has meaning when the SMOD bit is a one (special bootstrap mode or special test mode). At all other times, this bit is clear and may not be written.

MOTOROLA MC68HC11A8  
9-10  
RESETS, INTERRUPTS, AND LOW POWER MODES  
TECHNICAL DATA

Table 9-4 SCI Serial System Interrupts

Interrupt Cause	Local Mask
Receive Data Register Full	RIE
Receiver Overrun	RIE
Idle Line Detect	ILIE
Transmit Data Register Empty	TIE
Transmit Complete	TCIE

9.2.1 Software Interrupt (SWI)

The software interrupt is executed in the same manner as any other instruction and will take precedence over interrupts only if the other interrupts are masked (I and X bits in the condition code register set). The SWI instruction is executed in a manner similar to other maskable interrupts in that it sets the I bit, CPU registers are stacked, etc.

NOTE

The SWI instruction will not be fetched if an interrupt is pending. However, once an SWI instruction has begun, no interrupt can be honored until the SWI vector has been fetched.




Figure 9-3 Interrupt Stacking Order

9.2.2 Illegal Opcode Trap

Since not all possible opcodes or opcode sequences are defined, an illegal opcode detection circuit has been included. When an illegal opcode is detected, an interrupt is requested to the illegal opcode vector. The illegal opcode vector should never be left uninitialized. It is a good idea to reinitialize the stack pointer as a result of an illegal opcode interrupt so repeated execution of illegal opcodes does not cause stack overruns.

9.2.3 Interrupt Mask Bits in Condition Code Register

Upon reset, both the X bit and the I bit are set to inhibit all maskable interrupts and XIRQ. After minimum system initialization, software may clear the X bit by a TAP instruction, thus enabling XIRQ interrupts. Thereafter software cannot set the X bit so an XIRQ interrupt is effectively a nonmaskable interrupt. Since the operation of the I

MOTOROLA MC68HC11A8  
9-9  
RESETS, INTERRUPTS, AND LOW POWER MODES  
TECHNICAL DATA



When set, upon reset in bootstrap mode only, the small bootstrap loader program is enabled. When clear, by reset in the other three modes, this ROM is disabled and accesses to this area are treated as external accesses.

**SMOD — Special Mode**

The special mode bit reflects the inverse of the MODB input pin at the rising edge of reset. It is set if the MODB pin is low during reset. If MODB is high during reset, it is cleared. This bit may be cleared under software control from the special modes, thus, changing the operating mode of the MCU, but may never be set by software.

**MDA — Mode Select A**

The mode select A bit reflects the status of the MODA input pin at the rising edge of reset. While the SMOD bit is set (special bootstrap or special test mode in effect) the MDA bit may be written, thus, changing the operating mode, of the MCU. When the SMOD bit is clear, the MDA bit is a read-only bit and the operating mode cannot be changed without going through a reset sequence.

**Table 9-5** summarizes the relationship between the SMOD and MDA bits and the MODB and MODA input pins at the rising edge of reset.

**Table 9-5 Mode Bits Relationship**

Inputs		Mode Description	Latched at Reset	
MODB	MODA		SMOD	MDA
1	0	Single Chip	0	0
1	1	Expanded Multiplexed	0	1
0	0	Special Bootstrap	1	0
0	1	Special Test	1	1


1 = Logic High  
0 = Logic Low

**IRV — Internal Read Visibility**

The internal read visibility bit is used in the special modes (SMOD = 1) to affect visibility of internal reads on the expansion data bus. IRV is writeable only if SMOD = 1 and returns to zero if SMOD = 0. If IRV is clear, visibility of internal reads is blocked. If the bit is set, internal reads are visible on the external bus.

**PSEL3, PSEL2, PSEL1, and PSEL0 — Priority Select**

These four priority select bits are used to specify one I bit related interrupt source which becomes the highest priority I bit related source (Table 9-6). These bits may be written only while the I bit in CCR = 1 (interrupts masked).



**Figure 9-4 Processing Flow Out of Resets (Sheet 1 of 2)**



the actual recovery sequence differs depending on the state of the X bit. If the X bit is clear, the MCU starts up with the stacking sequence leading to normal service of the XIRQ request. If the X bit is set, then processing will continue with the instruction immediately following the STOP instruction and no XIRQ interrupt service routine is requested. A reset will always result in an exit from the STOP mode, and the start of MCU operation is determined by the reset vector.

**Table 9-7 Pin State Summary for RESET, STOP, and WAIT**

Pins	Single Chip Modes			Expanded Modes		
	RESET	WAIT	STOP	RESET	WAIT	STOP
<b>Output Only</b>						
E	Active E	Active E	0	Active E	Active E	0
XTAL/I	Active	Active	1	Active	Active	1
STRB/RW	0	SS	SS	1	1	1
PA3-PA6	0	SS	SS	0	SS	SS
PB0-PB7	0	SS	SS	HI ADD	HI ADD	HI ADD
<b>Input/Output</b>						
RESET	I (0)	I	I	I (0)	I	I
MODA/LIR	I (0)	OD (1)	OD (1)	I (1)	OD (1)	OD (1)
MODB/V <sub>STBY</sub>	I (MODB)	I (V <sub>STBY</sub> )	I (V <sub>STBY</sub> )	I (MODES)	I (V <sub>STBY</sub> )	I (V <sub>STBY</sub> )
STRA/AS	I (STRA)	I (STRA)	I (STRA)	Active AS	Active AS	0
PA7	I	I/O	I/O	I	I/O	I/O
PC0-PC7	I	I/O	I/O	ADD/DATA	SP-8/DATA	LO ADD
PD0-PD5	I	I/O	I/O	I	I/O	I/O
<b>Input Only</b>						
EXTAL	Input Clock or Connect to Crystal with XTAL					
IRQ	Terminate Unused Inputs to V <sub>DD</sub>					
XIRQ	Terminate Unused Inputs to V <sub>DD</sub>					
PA0-PA2	Terminate Unused Inputs to V <sub>DD</sub> or V <sub>SS</sub>					
PE0-PE7	If Not Used, External Drive Not Required					
V <sub>AH</sub> -V <sub>RL</sub>	If Not Used, External Drive Not Required					

**SYMBOLS:**

- DATA =Current data present.
- I =Input pin, if ( ) associated then this is required input state.
- I/O =Input/output pin, state determined by data direction register.
- HI ADD =High byte of the address.
- LO ADD =Low byte of the address.
- ADD/DATA =Low byte of the address multiplexed with data.
- OD =Open drain output, ( ) current output state.
- SS =Steady state, output pin stays in current state.
- SP-8 =Address output during WAIT period following WAI instruction, stack pointer value, at time of WAI, minus 8.
- !!! =XTAL is output but not normally usable for any output function beyond crystal drive.

Since the oscillator is stopped in the STOP mode, a restart delay of 4064 clock cycle times may be required to allow oscillator stabilization. If the internal oscillator is being used, this delay is required; however, if a stable external oscillator is being used, a control bit in the OPTION register may be used (DLY = 0) to give a delay of four cycles.

MOTOROLA MC68HC11A8 TECHNICAL DATA  
**RESETS, INTERRUPTS, AND LOW POWER MODES**  
 9-18

**Table 9-6 Highest Priority I Interrupt versus PSEL[3:0]**

PSEL3	PSEL2	PSEL1	PSEL0	Interrupt Source Promoted
0	0	0	0	Timer Overflow
0	0	0	1	Pulse Accumulator Overflow
0	0	1	0	Pulse Accumulator Input Edge
0	0	1	1	SPI Serial Transfer Complete
0	1	0	0	SCI Serial System
0	1	0	1	Reserved (Default to IRQ)
0	1	1	0	IRQ (External Pin or Parallel I/O)
0	1	1	1	Real Time Interrupt
1	0	0	0	Timer Input Capture 1
1	0	0	1	Timer Input Capture 2
1	0	1	0	Timer Input Capture 3
1	0	1	1	Timer Output Compare 1
1	1	0	0	Timer Output Compare 2
1	1	0	1	Timer Output Compare 3
1	1	1	0	Timer Output Compare 4
1	1	1	1	Timer Output Compare 5

**NOTE:**  
 During reset, PSEL3, PSEL2, PSEL1, and PSEL0 are initialized to 0:1:0:1 which corresponds to "Reserved (default to IRQ)" being the highest priority I-bit-related interrupt source.

**9.3 Low-Power Modes**

The MCU contains two programmable low power consumption modes; WAIT and STOP. These two instructions are discussed below. Table 9-7 summarizes the activity on all pins of the MCU for all operating conditions.

**9.3.1 WAIT Instruction**

The WAI instruction puts the MCU in a low power consumption mode, keeping the oscillator running. Upon execution of a WAI instruction, the machine state is stacked and program execution stops. The wait state can be exited only by an unmasked interrupt or RESET. If the I bit is set (interrupts masked) and the COP is disabled, the timer system will be turned off to additionally reduce power consumption. The amount of power savings is application dependent and depends upon circuitry connected to the MCU pins as well as which subsystems (i.e., timer, SPI, SCI) are active when the WAIT mode is entered. Turning off the AVD subsystem by clearing ADPU further reduces WAIT mode current.

**9.3.2 STOP Instruction**

The STOP instruction places the MCU in its lowest power consumption mode provided the S bit in the condition code register is clear. If the S bit is set, the STOP mode is disabled and STOP instructions are treated as NOPs (no operation). In the STOP mode, all clocks including the internal oscillator are stopped causing all internal processing to be halted. Recovery from the STOP mode may be accomplished by RESET, XIRQ, or an unmasked IRQ. When the XIRQ is used, the MCU exits from the STOP mode regardless of the state of the X bit in the condition code register; however,

MOTOROLA MC68HC11A8 TECHNICAL DATA  
**RESETS, INTERRUPTS, AND LOW POWER MODES**  
 9-17







### APPENDIX C: MOUNTING MODULE DIMENSION

The **GPC® 114** board can be physically mounted in two different manners. The first is the piggy back mounting (stack through mode) that uses the two connectors CN1 and CN5 for the interface with an user developed board. This connectors lead out of 7 mm on solder side and the user board must have proper female strip connectors where the card can be plugged in, obtaining a single system. The second mode expect a mounting, alone or with other boards (i.e. **ZBR xxx** or **ZBT xxx**), in a Weidmuller type RS/100 code 414487 plastic container for direct mounting on DIN 247277-1 and 2 Ω rails.





FIGURE 31: MODULE DIMENSION FOR PIGGY-BACK MOUNTING




APPENDIX D: ELECTRIC DIAGRAMS



Title: PPI example	grifo®
Date: 16/11/1998	Rel. 1.1
Page : 1	of 1

FIGURE 32: PPI EXPANSION ELECTRIC DIAGRAM






ABACO® I/O BUS  
26 pin connector

Title: SPA-03	<b>grifo®</b>
Date: 16/11/98	Rel. 1.1
Page : 1	of 1

FIGURE 33: SPA-03 ELECTRIC DIAGRAM





Title: QTP 16P	<b>grifo®</b>
Date: 22-07-1998	Rel. 1.2
Page : 1	of 1

FIGURE 34: QTP-16P ELECTRIC DIAGRAM





FIGURE 35: QTP-24P ELECTRIC DIAGRAM 1/2





Title: QTP 24P	grifo®
Date: 22-07-1998	Rel. 1.2
Page : 2	of 2

FIGURE 36: QTP-24P ELECTRIC DIAGRAM 2/2





FIGURE 37: IAC-01 ELECTRIC DIAGRAM








Title: I/O example grifo®  
 Date: 28/04/1999 Rel. 1.2  
 Page : 1 of 1

FIGURE 38: I/O EXAMPLE ELECTRIC DIAGRAM





Title: BUS interface	<b>grifo®</b>
Date: 16/11/98	Rel. 1.1
Page : 1	of 1

FIGURE 39: BUS INTERFACE ELECTRIC DIAGRAM



## APPENDIX E: ALPHABETICAL INDEX

**A**

A/D LINES 11

ABACO® I/O BUS 2, 10, 4, 28

ADDRESSES 28

**B**

BACK UP 2, 8, 9, 26

BAUD RATE 6

BIBLIOGRAPHY 38

**C**

CARD VERSION 1

CLOCK FREQUENCY 7

COMPONENTS MAPS 8

CONNECTOR 7

CN1 7, 10

CN2 7, 9

CN3A 7, 12

CN3B 7, 14

CN5 7, 11

CONNECTORS 19

CONSUMPTION 8

CONTROL LOGIC 3

COP 6

CPU 2

CPU I/O 11

**D**

DIR 35

**E**

EEPROM 4, 6, 28

EPROM 4, 28

**G**

GENERAL FEATURES 7

**I**

INSTALLATION 9

INTERRUPTS 23

**J**

JUMPERS 20

2 PINS JUMPERS 21

3 PINS JUMPERS 22

5 PINS JUMPER 22

**M**

MAPS 28  
CONFIGURATION 1 29  
CONFIGURATION 2 30  
CONFIGURATION 3 31  
CONFIGURATION 4 32  
MEMORY 4, 7, 26  
MEMORY DEVICES 4

**P**

P1 4, 19  
PHOTO 23  
POWER SUPPLY 2, 4, 8, 10  
POWER SUPPLY VOLTAGE 8  
PROCESSOR 3  
PROTOCOL 3, 18

**R**

RAM 2, 4, 7, 28  
RELATIVE HUMIDITY 7  
RESET 4  
RS 232 2, 7, 12, 16, 24  
RS 422 2, 7, 14, 16, 24, 35  
RS 485 2, 7, 14, 16, 24, 35

**S**

SERIAL LINE 2, 7, 12, 14, 24, 35  
SIZE 7  
SOFTWARE 26

**T**

TEMPERATURE RANGE 7  
TRIMMER 18

**V**

VREF 18

**W**

WATCH DOG RESET TIME 7  
WEIGHT 7